55f5c4dd8a
The current TLM bridge only provides a Slave Port that allows the gem5 world to send request to the SystemC world. This patch series refractors and cleans up the existing code, and adds a Master Port that allows the SystemC world to send requests to the gem5 world. This patch: * Add the Master Port. Add an example application that isslustrates its * use. Testing Done: A simple example application consisting of a TLM traffic generator and a gem5 memory is part of the patch. Reviewed at http://reviews.gem5.org/r/3528/ Signed-off-by: Jason Lowe-Power <jason@lowepower.com>
78 lines
2.6 KiB
C++
78 lines
2.6 KiB
C++
/*
|
|
* Copyright (c) 2016, Dresden University of Technology (TU Dresden)
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
* this list of conditions and the following disclaimer.
|
|
*
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* 3. Neither the name of the copyright holder nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER
|
|
* OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
|
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
|
|
* PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
|
|
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
|
|
* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
|
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Christian Menard
|
|
*/
|
|
|
|
#ifndef __TRAFFIC_GENERATOR_HH__
|
|
#define __TRAFFIC_GENERATOR_HH__
|
|
|
|
#include <tlm_utils/peq_with_cb_and_phase.h>
|
|
#include <tlm_utils/simple_initiator_socket.h>
|
|
|
|
#include <systemc>
|
|
#include <tlm>
|
|
|
|
#include "sc_mm.hh"
|
|
|
|
class TrafficGenerator : public sc_core::sc_module
|
|
{
|
|
private:
|
|
Gem5SystemC::MemoryManager mm;
|
|
|
|
tlm::tlm_generic_payload* requestInProgress;
|
|
|
|
uint32_t dataBuffer;
|
|
|
|
sc_core::sc_event endRequestEvent;
|
|
|
|
tlm_utils::peq_with_cb_and_phase<TrafficGenerator> peq;
|
|
|
|
public:
|
|
tlm_utils::simple_initiator_socket<TrafficGenerator> socket;
|
|
|
|
SC_HAS_PROCESS(TrafficGenerator);
|
|
|
|
TrafficGenerator(sc_core::sc_module_name name);
|
|
|
|
void process();
|
|
|
|
void peq_cb(tlm::tlm_generic_payload& trans, const tlm::tlm_phase& phase);
|
|
|
|
void checkTransaction(tlm::tlm_generic_payload& trans);
|
|
|
|
virtual tlm::tlm_sync_enum nb_transport_bw(tlm::tlm_generic_payload& trans,
|
|
tlm::tlm_phase& phase,
|
|
sc_core::sc_time& delay);
|
|
};
|
|
|
|
#endif
|