4768c72964
are present
dev/tsunami_cchip.cc:
Only need to interrupt processors that are there
Move RTC interrupt code into a function
dev/tsunami_cchip.hh:
Make a RTC interrupt function, move variables out of public scope
dev/tsunami_io.cc:
Make a call to the RTC interrupt routine instead
--HG--
extra : convert_revision : 88113664d0e54a7dddc00ec11ff9b9d088232b31
96 lines
3.1 KiB
C++
96 lines
3.1 KiB
C++
/*
|
|
* Copyright (c) 2003 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/* @file
|
|
* Emulation of the Tsunami CChip CSRs
|
|
*/
|
|
|
|
#ifndef __TSUNAMI_CCHIP_HH__
|
|
#define __TSUNAMI_CCHIP_HH__
|
|
|
|
#include "mem/functional_mem/functional_memory.hh"
|
|
#include "dev/tsunami.hh"
|
|
|
|
/*
|
|
* Tsunami CChip
|
|
*/
|
|
class TsunamiCChip : public FunctionalMemory
|
|
{
|
|
private:
|
|
Addr addr;
|
|
static const Addr size = 0xfff;
|
|
|
|
protected:
|
|
/**
|
|
* pointer to the tsunami object.
|
|
* This is our access to all the other tsunami
|
|
* devices.
|
|
*/
|
|
Tsunami *tsunami;
|
|
|
|
/**
|
|
* The dims are device interrupt mask registers.
|
|
* One exists for each CPU, the DRIR X DIM = DIR
|
|
*/
|
|
uint64_t dim[Tsunami::Max_CPUs];
|
|
|
|
/**
|
|
* The dirs are device interrupt registers.
|
|
* One exists for each CPU, the DRIR X DIM = DIR
|
|
*/
|
|
uint64_t dir[Tsunami::Max_CPUs];
|
|
bool dirInterrupting[Tsunami::Max_CPUs];
|
|
|
|
/**
|
|
* This register contains bits for each PCI interrupt
|
|
* that can occur.
|
|
*/
|
|
uint64_t drir;
|
|
|
|
uint64_t misc;
|
|
|
|
uint64_t ipiInterrupting[Tsunami::Max_CPUs];
|
|
bool RTCInterrupting[Tsunami::Max_CPUs];
|
|
|
|
public:
|
|
TsunamiCChip(const std::string &name, Tsunami *t, Addr a,
|
|
MemoryController *mmu);
|
|
|
|
virtual Fault read(MemReqPtr &req, uint8_t *data);
|
|
virtual Fault write(MemReqPtr &req, const uint8_t *data);
|
|
|
|
void postRTC();
|
|
void postDRIR(uint32_t interrupt);
|
|
void clearDRIR(uint32_t interrupt);
|
|
|
|
virtual void serialize(std::ostream &os);
|
|
virtual void unserialize(Checkpoint *cp, const std::string §ion);
|
|
};
|
|
|
|
#endif // __TSUNAMI_CCHIP_HH__
|