35147170f9
the SConscript files so that only the objects that are actually available in a given build are compiled in. Remove a bunch of files that aren't used anymore. --HG-- rename : src/python/m5/objects/AlphaTLB.py => src/arch/alpha/AlphaTLB.py rename : src/python/m5/objects/SparcTLB.py => src/arch/sparc/SparcTLB.py rename : src/python/m5/objects/BaseCPU.py => src/cpu/BaseCPU.py rename : src/python/m5/objects/FuncUnit.py => src/cpu/FuncUnit.py rename : src/python/m5/objects/IntrControl.py => src/cpu/IntrControl.py rename : src/python/m5/objects/MemTest.py => src/cpu/memtest/MemTest.py rename : src/python/m5/objects/FUPool.py => src/cpu/o3/FUPool.py rename : src/python/m5/objects/FuncUnitConfig.py => src/cpu/o3/FuncUnitConfig.py rename : src/python/m5/objects/O3CPU.py => src/cpu/o3/O3CPU.py rename : src/python/m5/objects/OzoneCPU.py => src/cpu/ozone/OzoneCPU.py rename : src/python/m5/objects/SimpleOzoneCPU.py => src/cpu/ozone/SimpleOzoneCPU.py rename : src/python/m5/objects/BadDevice.py => src/dev/BadDevice.py rename : src/python/m5/objects/Device.py => src/dev/Device.py rename : src/python/m5/objects/DiskImage.py => src/dev/DiskImage.py rename : src/python/m5/objects/Ethernet.py => src/dev/Ethernet.py rename : src/python/m5/objects/Ide.py => src/dev/Ide.py rename : src/python/m5/objects/Pci.py => src/dev/Pci.py rename : src/python/m5/objects/Platform.py => src/dev/Platform.py rename : src/python/m5/objects/SimConsole.py => src/dev/SimConsole.py rename : src/python/m5/objects/SimpleDisk.py => src/dev/SimpleDisk.py rename : src/python/m5/objects/Uart.py => src/dev/Uart.py rename : src/python/m5/objects/AlphaConsole.py => src/dev/alpha/AlphaConsole.py rename : src/python/m5/objects/Tsunami.py => src/dev/alpha/Tsunami.py rename : src/python/m5/objects/T1000.py => src/dev/sparc/T1000.py rename : src/python/m5/objects/Bridge.py => src/mem/Bridge.py rename : src/python/m5/objects/Bus.py => src/mem/Bus.py rename : src/python/m5/objects/MemObject.py => src/mem/MemObject.py rename : src/python/m5/objects/PhysicalMemory.py => src/mem/PhysicalMemory.py rename : src/python/m5/objects/BaseCache.py => src/mem/cache/BaseCache.py rename : src/python/m5/objects/CoherenceProtocol.py => src/mem/cache/coherence/CoherenceProtocol.py rename : src/python/m5/objects/Repl.py => src/mem/cache/tags/Repl.py rename : src/python/m5/objects/Process.py => src/sim/Process.py rename : src/python/m5/objects/Root.py => src/sim/Root.py rename : src/python/m5/objects/System.py => src/sim/System.py extra : convert_revision : 173f8764bafa8ef899198438fa5573874e407321
153 lines
7.4 KiB
Python
153 lines
7.4 KiB
Python
# Copyright (c) 2005-2007 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Kevin Lim
|
|
|
|
from m5.params import *
|
|
from m5.proxy import *
|
|
from m5 import build_env
|
|
from BaseCPU import BaseCPU
|
|
from FUPool import *
|
|
|
|
if build_env['USE_CHECKER']:
|
|
from O3Checker import O3Checker
|
|
|
|
class DerivO3CPU(BaseCPU):
|
|
type = 'DerivO3CPU'
|
|
activity = Param.Unsigned(0, "Initial count")
|
|
numThreads = Param.Unsigned(1, "number of HW thread contexts")
|
|
|
|
if build_env['FULL_SYSTEM']:
|
|
profile = Param.Latency('0ns', "trace the kernel stack")
|
|
if build_env['USE_CHECKER']:
|
|
if not build_env['FULL_SYSTEM']:
|
|
checker = Param.BaseCPU(O3Checker(workload=Parent.workload,
|
|
exitOnError=False,
|
|
updateOnError=True,
|
|
warnOnlyOnLoadError=False),
|
|
"checker")
|
|
else:
|
|
checker = Param.BaseCPU(O3Checker(exitOnError=False, updateOnError=True,
|
|
warnOnlyOnLoadError=False), "checker")
|
|
checker.itb = Parent.itb
|
|
checker.dtb = Parent.dtb
|
|
|
|
cachePorts = Param.Unsigned("Cache Ports")
|
|
icache_port = Port("Instruction Port")
|
|
dcache_port = Port("Data Port")
|
|
_mem_ports = ['icache_port', 'dcache_port']
|
|
|
|
decodeToFetchDelay = Param.Unsigned(1, "Decode to fetch delay")
|
|
renameToFetchDelay = Param.Unsigned(1 ,"Rename to fetch delay")
|
|
iewToFetchDelay = Param.Unsigned(1, "Issue/Execute/Writeback to fetch "
|
|
"delay")
|
|
commitToFetchDelay = Param.Unsigned(1, "Commit to fetch delay")
|
|
fetchWidth = Param.Unsigned(8, "Fetch width")
|
|
|
|
renameToDecodeDelay = Param.Unsigned(1, "Rename to decode delay")
|
|
iewToDecodeDelay = Param.Unsigned(1, "Issue/Execute/Writeback to decode "
|
|
"delay")
|
|
commitToDecodeDelay = Param.Unsigned(1, "Commit to decode delay")
|
|
fetchToDecodeDelay = Param.Unsigned(1, "Fetch to decode delay")
|
|
decodeWidth = Param.Unsigned(8, "Decode width")
|
|
|
|
iewToRenameDelay = Param.Unsigned(1, "Issue/Execute/Writeback to rename "
|
|
"delay")
|
|
commitToRenameDelay = Param.Unsigned(1, "Commit to rename delay")
|
|
decodeToRenameDelay = Param.Unsigned(1, "Decode to rename delay")
|
|
renameWidth = Param.Unsigned(8, "Rename width")
|
|
|
|
commitToIEWDelay = Param.Unsigned(1, "Commit to "
|
|
"Issue/Execute/Writeback delay")
|
|
renameToIEWDelay = Param.Unsigned(2, "Rename to "
|
|
"Issue/Execute/Writeback delay")
|
|
issueToExecuteDelay = Param.Unsigned(1, "Issue to execute delay (internal "
|
|
"to the IEW stage)")
|
|
dispatchWidth = Param.Unsigned(8, "Dispatch width")
|
|
issueWidth = Param.Unsigned(8, "Issue width")
|
|
wbWidth = Param.Unsigned(8, "Writeback width")
|
|
wbDepth = Param.Unsigned(1, "Writeback depth")
|
|
fuPool = Param.FUPool(DefaultFUPool(), "Functional Unit pool")
|
|
|
|
iewToCommitDelay = Param.Unsigned(1, "Issue/Execute/Writeback to commit "
|
|
"delay")
|
|
renameToROBDelay = Param.Unsigned(1, "Rename to reorder buffer delay")
|
|
commitWidth = Param.Unsigned(8, "Commit width")
|
|
squashWidth = Param.Unsigned(8, "Squash width")
|
|
trapLatency = Param.Tick(13, "Trap latency")
|
|
fetchTrapLatency = Param.Tick(1, "Fetch trap latency")
|
|
|
|
backComSize = Param.Unsigned(5, "Time buffer size for backwards communication")
|
|
forwardComSize = Param.Unsigned(5, "Time buffer size for forward communication")
|
|
|
|
predType = Param.String("tournament", "Branch predictor type ('local', 'tournament')")
|
|
localPredictorSize = Param.Unsigned(2048, "Size of local predictor")
|
|
localCtrBits = Param.Unsigned(2, "Bits per counter")
|
|
localHistoryTableSize = Param.Unsigned(2048, "Size of local history table")
|
|
localHistoryBits = Param.Unsigned(11, "Bits for the local history")
|
|
globalPredictorSize = Param.Unsigned(8192, "Size of global predictor")
|
|
globalCtrBits = Param.Unsigned(2, "Bits per counter")
|
|
globalHistoryBits = Param.Unsigned(13, "Bits of history")
|
|
choicePredictorSize = Param.Unsigned(8192, "Size of choice predictor")
|
|
choiceCtrBits = Param.Unsigned(2, "Bits of choice counters")
|
|
|
|
BTBEntries = Param.Unsigned(4096, "Number of BTB entries")
|
|
BTBTagSize = Param.Unsigned(16, "Size of the BTB tags, in bits")
|
|
|
|
RASSize = Param.Unsigned(16, "RAS size")
|
|
|
|
LQEntries = Param.Unsigned(32, "Number of load queue entries")
|
|
SQEntries = Param.Unsigned(32, "Number of store queue entries")
|
|
LFSTSize = Param.Unsigned(1024, "Last fetched store table size")
|
|
SSITSize = Param.Unsigned(1024, "Store set ID table size")
|
|
|
|
numRobs = Param.Unsigned(1, "Number of Reorder Buffers");
|
|
|
|
numPhysIntRegs = Param.Unsigned(256, "Number of physical integer registers")
|
|
numPhysFloatRegs = Param.Unsigned(256, "Number of physical floating point "
|
|
"registers")
|
|
numIQEntries = Param.Unsigned(64, "Number of instruction queue entries")
|
|
numROBEntries = Param.Unsigned(192, "Number of reorder buffer entries")
|
|
|
|
instShiftAmt = Param.Unsigned(2, "Number of bits to shift instructions by")
|
|
|
|
function_trace = Param.Bool(False, "Enable function trace")
|
|
function_trace_start = Param.Tick(0, "Cycle to start function trace")
|
|
|
|
smtNumFetchingThreads = Param.Unsigned("SMT Number of Fetching Threads")
|
|
smtFetchPolicy = Param.String("SMT Fetch policy")
|
|
smtLSQPolicy = Param.String("SMT LSQ Sharing Policy")
|
|
smtLSQThreshold = Param.String("SMT LSQ Threshold Sharing Parameter")
|
|
smtIQPolicy = Param.String("SMT IQ Sharing Policy")
|
|
smtIQThreshold = Param.String("SMT IQ Threshold Sharing Parameter")
|
|
smtROBPolicy = Param.String("SMT ROB Sharing Policy")
|
|
smtROBThreshold = Param.String("SMT ROB Threshold Sharing Parameter")
|
|
smtCommitPolicy = Param.String("SMT Commit Policy")
|
|
|
|
def addPrivateSplitL1Caches(self, ic, dc):
|
|
BaseCPU.addPrivateSplitL1Caches(self, ic, dc)
|
|
self.icache.tgts_per_mshr = 20
|
|
self.dcache.tgts_per_mshr = 20
|