72 lines
2.3 KiB
C++
72 lines
2.3 KiB
C++
/*
|
|
* Copyright (c) 2006 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Ali Saidi
|
|
*/
|
|
|
|
#ifndef __ARCH_SPARC_MMAPPED_IPR_HH__
|
|
#define __ARCH_SPARC_MMAPPED_IPR_HH__
|
|
|
|
/**
|
|
* @file
|
|
*
|
|
* ISA-specific helper functions for memory mapped IPR accesses.
|
|
*/
|
|
|
|
#include "arch/sparc/tlb.hh"
|
|
#include "config/full_system.hh"
|
|
#include "cpu/thread_context.hh"
|
|
#include "mem/packet.hh"
|
|
|
|
namespace SparcISA
|
|
{
|
|
|
|
inline Tick
|
|
handleIprRead(ThreadContext *xc, Packet *pkt)
|
|
{
|
|
#if FULL_SYSTEM
|
|
return xc->getDTBPtr()->doMmuRegRead(xc, pkt);
|
|
#else
|
|
panic("Shouldn't have a memory mapped register in SE\n");
|
|
#endif
|
|
}
|
|
|
|
inline Tick
|
|
handleIprWrite(ThreadContext *xc, Packet *pkt)
|
|
{
|
|
#if FULL_SYSTEM
|
|
return xc->getDTBPtr()->doMmuRegWrite(xc, pkt);
|
|
#else
|
|
panic("Shouldn't have a memory mapped register in SE\n");
|
|
#endif
|
|
}
|
|
|
|
|
|
} // namespace SparcISA
|
|
|
|
#endif
|