c761aaae65
objects. The improper serialization of arrays was particularly
bad.
dev/alpha_console.cc:
dev/isa_fake.cc:
dev/ns_gige.cc:
dev/pciconfigall.cc:
dev/tsunami_cchip.cc:
dev/tsunami_io.cc:
dev/tsunami_pchip.cc:
the pio interface is a different simobject and should have a
different name.
dev/ethertap.cc:
fix serialization.
dev/ide_ctrl.cc:
- the pio interface is a different simobject and should have a
different name.
- properly initialize variables
- When serializing an array, the size is the number of elements,
not the number of bytes!
dev/pcidev.cc:
When serializing an array, the size is the number of elements,
not the number of bytes!
dev/tsunami_io.hh:
Don't make objects SimObjects if they're not exposed to python.
Don't add serialization functions to events, it's generally not
what you want.
allow the real time clock and interval timer to serialize themselves,
must pass a base name since it is not a SimObject and the values will
be going into the section of the parent.
--HG--
extra : convert_revision : 3fc5de9b858ed770c8f385cf38b53242cf859c33
139 lines
4.3 KiB
C++
139 lines
4.3 KiB
C++
/*
|
|
* Copyright (c) 2004-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/** @file
|
|
* Isa Fake Device implementation
|
|
*/
|
|
|
|
#include <deque>
|
|
#include <string>
|
|
#include <vector>
|
|
|
|
#include "base/trace.hh"
|
|
#include "cpu/exec_context.hh"
|
|
#include "dev/isa_fake.hh"
|
|
#include "mem/bus/bus.hh"
|
|
#include "mem/bus/pio_interface.hh"
|
|
#include "mem/bus/pio_interface_impl.hh"
|
|
#include "mem/functional/memory_control.hh"
|
|
#include "sim/builder.hh"
|
|
#include "sim/system.hh"
|
|
|
|
using namespace std;
|
|
|
|
IsaFake::IsaFake(const string &name, Addr a, MemoryController *mmu,
|
|
HierParams *hier, Bus *bus, Addr size)
|
|
: PioDevice(name, NULL), addr(a)
|
|
{
|
|
mmu->add_child(this, RangeSize(addr, size));
|
|
|
|
if (bus) {
|
|
pioInterface = newPioInterface(name + ".pio", hier, bus, this,
|
|
&IsaFake::cacheAccess);
|
|
pioInterface->addAddrRange(RangeSize(addr, size));
|
|
}
|
|
}
|
|
|
|
Fault
|
|
IsaFake::read(MemReqPtr &req, uint8_t *data)
|
|
{
|
|
DPRINTF(Tsunami, "read va=%#x size=%d\n",
|
|
req->vaddr, req->size);
|
|
|
|
#if TRACING_ON
|
|
Addr daddr = (req->paddr - (addr & EV5::PAddrImplMask)) >> 6;
|
|
#endif
|
|
|
|
switch (req->size) {
|
|
|
|
case sizeof(uint64_t):
|
|
*(uint64_t*)data = 0xFFFFFFFFFFFFFFFFULL;
|
|
return No_Fault;
|
|
case sizeof(uint32_t):
|
|
*(uint32_t*)data = 0xFFFFFFFF;
|
|
return No_Fault;
|
|
case sizeof(uint16_t):
|
|
*(uint16_t*)data = 0xFFFF;
|
|
return No_Fault;
|
|
case sizeof(uint8_t):
|
|
*(uint8_t*)data = 0xFF;
|
|
return No_Fault;
|
|
|
|
default:
|
|
panic("invalid access size(?) for PCI configspace!\n");
|
|
}
|
|
DPRINTFN("Isa FakeSMC ERROR: read daddr=%#x size=%d\n", daddr, req->size);
|
|
|
|
return No_Fault;
|
|
}
|
|
|
|
Fault
|
|
IsaFake::write(MemReqPtr &req, const uint8_t *data)
|
|
{
|
|
DPRINTF(Tsunami, "write - va=%#x size=%d \n",
|
|
req->vaddr, req->size);
|
|
|
|
//:Addr daddr = (req->paddr & addr_mask) >> 6;
|
|
|
|
return No_Fault;
|
|
}
|
|
|
|
Tick
|
|
IsaFake::cacheAccess(MemReqPtr &req)
|
|
{
|
|
return curTick;
|
|
}
|
|
|
|
BEGIN_DECLARE_SIM_OBJECT_PARAMS(IsaFake)
|
|
|
|
SimObjectParam<MemoryController *> mmu;
|
|
Param<Addr> addr;
|
|
SimObjectParam<Bus*> io_bus;
|
|
Param<Tick> pio_latency;
|
|
SimObjectParam<HierParams *> hier;
|
|
Param<Addr> size;
|
|
|
|
END_DECLARE_SIM_OBJECT_PARAMS(IsaFake)
|
|
|
|
BEGIN_INIT_SIM_OBJECT_PARAMS(IsaFake)
|
|
|
|
INIT_PARAM(mmu, "Memory Controller"),
|
|
INIT_PARAM(addr, "Device Address"),
|
|
INIT_PARAM_DFLT(io_bus, "The IO Bus to attach to", NULL),
|
|
INIT_PARAM_DFLT(pio_latency, "Programmed IO latency", 1000),
|
|
INIT_PARAM_DFLT(hier, "Hierarchy global variables", &defaultHierParams),
|
|
INIT_PARAM_DFLT(size, "Size of address range", 0x8)
|
|
|
|
END_INIT_SIM_OBJECT_PARAMS(IsaFake)
|
|
|
|
CREATE_SIM_OBJECT(IsaFake)
|
|
{
|
|
return new IsaFake(getInstanceName(), addr, mmu, hier, io_bus, size);
|
|
}
|
|
|
|
REGISTER_SIM_OBJECT("IsaFake", IsaFake)
|