9b1e2db811
cpu/base_cpu.cc:
cpu/base_cpu.hh:
Convert the CPU stuff to use a params struct
cpu/memtest/memtest.cc:
The memory tester is really not a cpu, so don't derive from
BaseCPU since it just makes things a pain in the butt. Keep
track of max loads in the memtest class now that the base class
doesn't do it for us.
Don't have any default parameters.
cpu/memtest/memtest.hh:
The memory tester is really not a cpu, so don't derive from
BaseCPU since it just makes things a pain in the butt. Keep
track of max loads in the memtest class now that the base class
doesn't do it for us.
cpu/simple_cpu/simple_cpu.cc:
Convert to use a params struct.
remove default parameters
cpu/simple_cpu/simple_cpu.hh:
convert to use a params struct
cpu/trace/opt_cpu.cc:
cpu/trace/opt_cpu.hh:
cpu/trace/trace_cpu.cc:
cpu/trace/trace_cpu.hh:
this isn't really a cpu. don't derive from BaseCPU
objects/MemTest.mpy:
we only need one max_loads parameter
sim/main.cc:
Don't check for the number of CPUs since we may be doing something
else going on. If we don't have anything to simulate, the
simulator will exit anyway.
--HG--
extra : convert_revision : 2195a34a9ec90b5414324054ceb3bab643540dd5
154 lines
4.4 KiB
C++
154 lines
4.4 KiB
C++
/*
|
|
* Copyright (c) 2002-2004 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __CPU_MEMTEST_MEMTEST_HH__
|
|
#define __CPU_MEMTEST_MEMTEST_HH__
|
|
|
|
#include <set>
|
|
|
|
#include "base/statistics.hh"
|
|
#include "mem/functional_mem/functional_memory.hh"
|
|
#include "mem/mem_interface.hh"
|
|
#include "sim/eventq.hh"
|
|
#include "sim/sim_exit.hh"
|
|
#include "sim/sim_object.hh"
|
|
#include "sim/stats.hh"
|
|
|
|
class ExecContext;
|
|
class MemTest : public SimObject
|
|
{
|
|
public:
|
|
|
|
MemTest(const std::string &name,
|
|
MemInterface *_cache_interface,
|
|
FunctionalMemory *main_mem,
|
|
FunctionalMemory *check_mem,
|
|
unsigned _memorySize,
|
|
unsigned _percentReads,
|
|
unsigned _percentCopies,
|
|
unsigned _percentUncacheable,
|
|
unsigned _progressInterval,
|
|
unsigned _percentSourceUnaligned,
|
|
unsigned _percentDestUnaligned,
|
|
Addr _traceAddr,
|
|
Counter _max_loads);
|
|
|
|
// register statistics
|
|
virtual void regStats();
|
|
// main simulation loop (one cycle)
|
|
void tick();
|
|
|
|
protected:
|
|
class TickEvent : public Event
|
|
{
|
|
private:
|
|
MemTest *cpu;
|
|
public:
|
|
TickEvent(MemTest *c)
|
|
: Event(&mainEventQueue, CPU_Tick_Pri), cpu(c) {}
|
|
void process() {cpu->tick();}
|
|
virtual const char *description() { return "tick event"; }
|
|
};
|
|
|
|
TickEvent tickEvent;
|
|
|
|
MemInterface *cacheInterface;
|
|
FunctionalMemory *mainMem;
|
|
FunctionalMemory *checkMem;
|
|
ExecContext *xc;
|
|
|
|
unsigned size; // size of testing memory region
|
|
|
|
unsigned percentReads; // target percentage of read accesses
|
|
unsigned percentCopies; // target percentage of copy accesses
|
|
unsigned percentUncacheable;
|
|
|
|
int id;
|
|
|
|
std::set<unsigned> outstandingAddrs;
|
|
|
|
unsigned blockSize;
|
|
|
|
Addr blockAddrMask;
|
|
|
|
Addr blockAddr(Addr addr)
|
|
{
|
|
return (addr & ~blockAddrMask);
|
|
}
|
|
|
|
Addr traceBlockAddr;
|
|
|
|
Addr baseAddr1; // fix this to option
|
|
Addr baseAddr2; // fix this to option
|
|
Addr uncacheAddr;
|
|
|
|
unsigned progressInterval; // frequency of progress reports
|
|
Tick nextProgressMessage; // access # for next progress report
|
|
|
|
unsigned percentSourceUnaligned;
|
|
unsigned percentDestUnaligned;
|
|
|
|
Tick noResponseCycles;
|
|
|
|
uint64_t numReads;
|
|
uint64_t maxLoads;
|
|
Stats::Scalar<> numReadsStat;
|
|
Stats::Scalar<> numWritesStat;
|
|
Stats::Scalar<> numCopiesStat;
|
|
|
|
// called by MemCompleteEvent::process()
|
|
void completeRequest(MemReqPtr &req, uint8_t *data);
|
|
|
|
friend class MemCompleteEvent;
|
|
};
|
|
|
|
|
|
class MemCompleteEvent : public Event
|
|
{
|
|
MemReqPtr req;
|
|
uint8_t *data;
|
|
MemTest *tester;
|
|
|
|
public:
|
|
|
|
MemCompleteEvent(MemReqPtr &_req, uint8_t *_data, MemTest *_tester)
|
|
: Event(&mainEventQueue),
|
|
req(_req), data(_data), tester(_tester)
|
|
{
|
|
}
|
|
|
|
void process();
|
|
|
|
virtual const char *description();
|
|
};
|
|
|
|
#endif // __CPU_MEMTEST_MEMTEST_HH__
|
|
|
|
|
|
|