148 lines
4.8 KiB
C++
148 lines
4.8 KiB
C++
/*
|
|
* Copyright (c) 2003-2005 The Regents of The University of Michigan
|
|
* Copyright (c) 2007 MIPS Technologies, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Nathan Binkert
|
|
* Steve Reinhardt
|
|
* Korey Sewell
|
|
*/
|
|
|
|
#ifndef __ARCH_MIPS_UTILITY_HH__
|
|
#define __ARCH_MIPS_UTILITY_HH__
|
|
#include "config/full_system.hh"
|
|
#include "arch/mips/types.hh"
|
|
#include "arch/mips/isa_traits.hh"
|
|
#include "base/misc.hh"
|
|
#include "config/full_system.hh"
|
|
//XXX This is needed for size_t. We should use something other than size_t
|
|
//#include "kern/linux/linux.hh"
|
|
#include "sim/host.hh"
|
|
|
|
#include "cpu/thread_context.hh"
|
|
|
|
class ThreadContext;
|
|
|
|
namespace MipsISA {
|
|
|
|
uint64_t getArgument(ThreadContext *tc, int number, bool fp);
|
|
|
|
////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Floating Point Utility Functions
|
|
//
|
|
uint64_t fpConvert(ConvertType cvt_type, double fp_val);
|
|
double roundFP(double val, int digits);
|
|
double truncFP(double val);
|
|
|
|
bool getCondCode(uint32_t fcsr, int cc);
|
|
uint32_t genCCVector(uint32_t fcsr, int num, uint32_t cc_val);
|
|
uint32_t genInvalidVector(uint32_t fcsr);
|
|
|
|
bool isNan(void *val_ptr, int size);
|
|
bool isQnan(void *val_ptr, int size);
|
|
bool isSnan(void *val_ptr, int size);
|
|
|
|
static inline bool
|
|
inUserMode(ThreadContext *tc)
|
|
{
|
|
MiscReg Stat = tc->readMiscReg(MipsISA::Status);
|
|
MiscReg Dbg = tc->readMiscReg(MipsISA::Debug);
|
|
|
|
if((Stat & 0x10000006) == 0 // EXL, ERL or CU0 set, CP0 accessible
|
|
&& (Dbg & 0x40000000) == 0 // DM bit set, CP0 accessible
|
|
&& (Stat & 0x00000018) != 0) { // KSU = 0, kernel mode is base mode
|
|
// Unable to use Status_CU0, etc directly, using bitfields & masks
|
|
return true;
|
|
} else {
|
|
return false;
|
|
}
|
|
}
|
|
|
|
// Instruction address compression hooks
|
|
static inline Addr realPCToFetchPC(const Addr &addr) {
|
|
return addr;
|
|
}
|
|
|
|
static inline Addr fetchPCToRealPC(const Addr &addr) {
|
|
return addr;
|
|
}
|
|
|
|
// the size of "fetched" instructions (not necessarily the size
|
|
// of real instructions for PISA)
|
|
static inline size_t fetchInstSize() {
|
|
return sizeof(MachInst);
|
|
}
|
|
|
|
////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Register File Utility Functions
|
|
//
|
|
static inline int flattenFloatIndex(ThreadContext * tc, int reg)
|
|
{
|
|
return reg;
|
|
}
|
|
|
|
static inline int flattenIntIndex(ThreadContext * tc, int reg)
|
|
{
|
|
// Implement Shadow Sets Stuff Here;
|
|
return reg;
|
|
}
|
|
|
|
static inline MachInst makeRegisterCopy(int dest, int src) {
|
|
panic("makeRegisterCopy not implemented");
|
|
return 0;
|
|
}
|
|
|
|
void copyRegs(ThreadContext *src, ThreadContext *dest);
|
|
|
|
void copyMiscRegs(ThreadContext *src, ThreadContext *dest);
|
|
|
|
|
|
template <class CPU>
|
|
void zeroRegisters(CPU *cpu);
|
|
|
|
////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Translation stuff
|
|
//
|
|
inline Addr
|
|
TruncPage(Addr addr)
|
|
{ return addr & ~(PageBytes - 1); }
|
|
|
|
inline Addr
|
|
RoundPage(Addr addr)
|
|
{ return (addr + PageBytes - 1) & ~(PageBytes - 1); }
|
|
|
|
////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// CPU Utility
|
|
//
|
|
void startupCPU(ThreadContext *tc, int cpuId);
|
|
};
|
|
|
|
|
|
#endif
|