c4793184bd
build directory instead of being inferred from the name
of the build directory.
Options are passed to C++ via config/*.hh files instead of
via the command line. Build option flags are now always
defined to 0 or 1, so checks must use '#if' rather than
'#ifdef'.
SConscript:
MySQL detection moved to SConstruct.
Add config/*.hh files (via ConfigFile builder).
arch/alpha/alpha_memory.cc:
arch/alpha/ev5.cc:
arch/alpha/ev5.hh:
arch/alpha/isa_traits.hh:
base/fast_alloc.hh:
base/statistics.cc:
base/statistics.hh:
base/stats/events.cc:
base/stats/events.hh:
cpu/base.cc:
cpu/base.hh:
cpu/base_dyn_inst.cc:
cpu/base_dyn_inst.hh:
cpu/exec_context.cc:
cpu/exec_context.hh:
cpu/o3/alpha_cpu.hh:
cpu/o3/alpha_cpu_builder.cc:
cpu/o3/alpha_cpu_impl.hh:
cpu/o3/alpha_dyn_inst.hh:
cpu/o3/alpha_dyn_inst_impl.hh:
cpu/o3/alpha_params.hh:
cpu/o3/commit_impl.hh:
cpu/o3/cpu.cc:
cpu/o3/cpu.hh:
cpu/o3/fetch_impl.hh:
cpu/o3/iew.hh:
cpu/o3/iew_impl.hh:
cpu/o3/regfile.hh:
cpu/o3/rename_impl.hh:
cpu/o3/rob_impl.hh:
cpu/ozone/cpu.hh:
cpu/pc_event.cc:
cpu/simple/cpu.cc:
cpu/simple/cpu.hh:
sim/process.cc:
sim/process.hh:
Convert compile flags from def/undef to 0/1.
Set via #include config/*.hh instead of command line.
arch/alpha/isa_desc:
Convert compile flags from def/undef to 0/1.
Set via #include config/*.hh instead of command line.
Revamp fenv.h support... most of the ugliness is hidden
in base/fenv.hh now.
base/mysql.hh:
Fix typo in #ifndef guard.
build/SConstruct:
Build options are set via a build_options file in the
build directory instead of being inferred from the name
of the build directory.
Options are passed to C++ via config/*.hh files instead of
via the command line.
python/SConscript:
Generate m5_build_env directly from scons options
instead of indirectly via CPPDEFINES.
python/m5/convert.py:
Allow '0' and '1' for booleans.
Rewrite toBool to use dict.
base/fenv.hh:
Revamp <fenv.h> support to make it a compile option
(so we can test w/o it even if it's present) and to
make isa_desc cleaner.
--HG--
extra : convert_revision : 8f97dc11185bef5e1865b3269c7341df8525c9ad
162 lines
4.2 KiB
C++
162 lines
4.2 KiB
C++
/*
|
|
* Copyright (c) 2004-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include "cpu/o3/alpha_dyn_inst.hh"
|
|
|
|
template <class Impl>
|
|
AlphaDynInst<Impl>::AlphaDynInst(MachInst inst, Addr PC, Addr Pred_PC,
|
|
InstSeqNum seq_num, FullCPU *cpu)
|
|
: BaseDynInst<Impl>(inst, PC, Pred_PC, seq_num, cpu)
|
|
{
|
|
// Make sure to have the renamed register entries set to the same
|
|
// as the normal register entries. It will allow the IQ to work
|
|
// without any modifications.
|
|
for (int i = 0; i < this->staticInst->numDestRegs(); i++)
|
|
{
|
|
_destRegIdx[i] = this->staticInst->destRegIdx(i);
|
|
}
|
|
|
|
for (int i = 0; i < this->staticInst->numSrcRegs(); i++)
|
|
{
|
|
_srcRegIdx[i] = this->staticInst->srcRegIdx(i);
|
|
this->_readySrcRegIdx[i] = 0;
|
|
}
|
|
|
|
}
|
|
|
|
template <class Impl>
|
|
AlphaDynInst<Impl>::AlphaDynInst(StaticInstPtr<AlphaISA> &_staticInst)
|
|
: BaseDynInst<Impl>(_staticInst)
|
|
{
|
|
// Make sure to have the renamed register entries set to the same
|
|
// as the normal register entries. It will allow the IQ to work
|
|
// without any modifications.
|
|
for (int i = 0; i < _staticInst->numDestRegs(); i++)
|
|
{
|
|
_destRegIdx[i] = _staticInst->destRegIdx(i);
|
|
}
|
|
|
|
for (int i = 0; i < _staticInst->numSrcRegs(); i++)
|
|
{
|
|
_srcRegIdx[i] = _staticInst->srcRegIdx(i);
|
|
}
|
|
}
|
|
|
|
template <class Impl>
|
|
uint64_t
|
|
AlphaDynInst<Impl>::readUniq()
|
|
{
|
|
return this->cpu->readUniq();
|
|
}
|
|
|
|
template <class Impl>
|
|
void
|
|
AlphaDynInst<Impl>::setUniq(uint64_t val)
|
|
{
|
|
this->cpu->setUniq(val);
|
|
}
|
|
|
|
template <class Impl>
|
|
uint64_t
|
|
AlphaDynInst<Impl>::readFpcr()
|
|
{
|
|
return this->cpu->readFpcr();
|
|
}
|
|
|
|
template <class Impl>
|
|
void
|
|
AlphaDynInst<Impl>::setFpcr(uint64_t val)
|
|
{
|
|
this->cpu->setFpcr(val);
|
|
}
|
|
|
|
#if FULL_SYSTEM
|
|
template <class Impl>
|
|
uint64_t
|
|
AlphaDynInst<Impl>::readIpr(int idx, Fault &fault)
|
|
{
|
|
return this->cpu->readIpr(idx, fault);
|
|
}
|
|
|
|
template <class Impl>
|
|
Fault
|
|
AlphaDynInst<Impl>::setIpr(int idx, uint64_t val)
|
|
{
|
|
return this->cpu->setIpr(idx, val);
|
|
}
|
|
|
|
template <class Impl>
|
|
Fault
|
|
AlphaDynInst<Impl>::hwrei()
|
|
{
|
|
return this->cpu->hwrei();
|
|
}
|
|
|
|
template <class Impl>
|
|
int
|
|
AlphaDynInst<Impl>::readIntrFlag()
|
|
{
|
|
return this->cpu->readIntrFlag();
|
|
}
|
|
|
|
template <class Impl>
|
|
void
|
|
AlphaDynInst<Impl>::setIntrFlag(int val)
|
|
{
|
|
this->cpu->setIntrFlag(val);
|
|
}
|
|
|
|
template <class Impl>
|
|
bool
|
|
AlphaDynInst<Impl>::inPalMode()
|
|
{
|
|
return this->cpu->inPalMode();
|
|
}
|
|
|
|
template <class Impl>
|
|
void
|
|
AlphaDynInst<Impl>::trap(Fault fault)
|
|
{
|
|
this->cpu->trap(fault);
|
|
}
|
|
|
|
template <class Impl>
|
|
bool
|
|
AlphaDynInst<Impl>::simPalCheck(int palFunc)
|
|
{
|
|
return this->cpu->simPalCheck(palFunc);
|
|
}
|
|
#else
|
|
template <class Impl>
|
|
void
|
|
AlphaDynInst<Impl>::syscall()
|
|
{
|
|
this->cpu->syscall(this->threadNumber);
|
|
}
|
|
#endif
|
|
|