d71a0d790d
This patch serves to avoid name clashes with the classic cache. For some reason having two 'SimObject' files with the same name creates problems. --HG-- rename : src/mem/ruby/structures/Cache.py => src/mem/ruby/structures/RubyCache.py
52 lines
2.6 KiB
Python
52 lines
2.6 KiB
Python
# Copyright (c) 2009 Advanced Micro Devices, Inc.
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Steve Reinhardt
|
|
# Brad Beckmann
|
|
|
|
from m5.params import *
|
|
from m5.proxy import *
|
|
from PseudoLRUReplacementPolicy import PseudoLRUReplacementPolicy
|
|
from m5.SimObject import SimObject
|
|
|
|
class RubyCache(SimObject):
|
|
type = 'RubyCache'
|
|
cxx_class = 'CacheMemory'
|
|
cxx_header = "mem/ruby/structures/CacheMemory.hh"
|
|
size = Param.MemorySize("capacity in bytes");
|
|
assoc = Param.Int("");
|
|
replacement_policy = Param.ReplacementPolicy(PseudoLRUReplacementPolicy(),
|
|
"")
|
|
start_index_bit = Param.Int(6, "index start, default 6 for 64-byte line");
|
|
is_icache = Param.Bool(False, "is instruction only cache");
|
|
|
|
dataArrayBanks = Param.Int(1, "Number of banks for the data array")
|
|
tagArrayBanks = Param.Int(1, "Number of banks for the tag array")
|
|
dataAccessLatency = Param.Cycles(1, "cycles for a data array access")
|
|
tagAccessLatency = Param.Cycles(1, "cycles for a tag array access")
|
|
resourceStalls = Param.Bool(False, "stall if there is a resource failure")
|
|
ruby_system = Param.RubySystem(Parent.any, "")
|