c4793184bd
build directory instead of being inferred from the name
of the build directory.
Options are passed to C++ via config/*.hh files instead of
via the command line. Build option flags are now always
defined to 0 or 1, so checks must use '#if' rather than
'#ifdef'.
SConscript:
MySQL detection moved to SConstruct.
Add config/*.hh files (via ConfigFile builder).
arch/alpha/alpha_memory.cc:
arch/alpha/ev5.cc:
arch/alpha/ev5.hh:
arch/alpha/isa_traits.hh:
base/fast_alloc.hh:
base/statistics.cc:
base/statistics.hh:
base/stats/events.cc:
base/stats/events.hh:
cpu/base.cc:
cpu/base.hh:
cpu/base_dyn_inst.cc:
cpu/base_dyn_inst.hh:
cpu/exec_context.cc:
cpu/exec_context.hh:
cpu/o3/alpha_cpu.hh:
cpu/o3/alpha_cpu_builder.cc:
cpu/o3/alpha_cpu_impl.hh:
cpu/o3/alpha_dyn_inst.hh:
cpu/o3/alpha_dyn_inst_impl.hh:
cpu/o3/alpha_params.hh:
cpu/o3/commit_impl.hh:
cpu/o3/cpu.cc:
cpu/o3/cpu.hh:
cpu/o3/fetch_impl.hh:
cpu/o3/iew.hh:
cpu/o3/iew_impl.hh:
cpu/o3/regfile.hh:
cpu/o3/rename_impl.hh:
cpu/o3/rob_impl.hh:
cpu/ozone/cpu.hh:
cpu/pc_event.cc:
cpu/simple/cpu.cc:
cpu/simple/cpu.hh:
sim/process.cc:
sim/process.hh:
Convert compile flags from def/undef to 0/1.
Set via #include config/*.hh instead of command line.
arch/alpha/isa_desc:
Convert compile flags from def/undef to 0/1.
Set via #include config/*.hh instead of command line.
Revamp fenv.h support... most of the ugliness is hidden
in base/fenv.hh now.
base/mysql.hh:
Fix typo in #ifndef guard.
build/SConstruct:
Build options are set via a build_options file in the
build directory instead of being inferred from the name
of the build directory.
Options are passed to C++ via config/*.hh files instead of
via the command line.
python/SConscript:
Generate m5_build_env directly from scons options
instead of indirectly via CPPDEFINES.
python/m5/convert.py:
Allow '0' and '1' for booleans.
Rewrite toBool to use dict.
base/fenv.hh:
Revamp <fenv.h> support to make it a compile option
(so we can test w/o it even if it's present) and to
make isa_desc cleaner.
--HG--
extra : convert_revision : 8f97dc11185bef5e1865b3269c7341df8525c9ad
154 lines
4.3 KiB
C++
154 lines
4.3 KiB
C++
/*
|
|
* Copyright (c) 2002-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <algorithm>
|
|
#include <map>
|
|
#include <string>
|
|
#include <utility>
|
|
|
|
#include "base/trace.hh"
|
|
#include "config/full_system.hh"
|
|
#include "cpu/base.hh"
|
|
#include "cpu/exec_context.hh"
|
|
#include "cpu/pc_event.hh"
|
|
#include "sim/debug.hh"
|
|
#include "sim/root.hh"
|
|
|
|
using namespace std;
|
|
|
|
PCEventQueue::PCEventQueue()
|
|
{}
|
|
|
|
PCEventQueue::~PCEventQueue()
|
|
{}
|
|
|
|
bool
|
|
PCEventQueue::remove(PCEvent *event)
|
|
{
|
|
int removed = 0;
|
|
range_t range = equal_range(event);
|
|
for (iterator i = range.first; i != range.second; ++i) {
|
|
if (*i == event) {
|
|
DPRINTF(PCEvent, "PC based event removed at %#x: %s\n",
|
|
event->pc(), event->descr());
|
|
pc_map.erase(i);
|
|
++removed;
|
|
}
|
|
}
|
|
|
|
return removed > 0;
|
|
}
|
|
|
|
bool
|
|
PCEventQueue::schedule(PCEvent *event)
|
|
{
|
|
pc_map.push_back(event);
|
|
sort(pc_map.begin(), pc_map.end(), MapCompare());
|
|
|
|
DPRINTF(PCEvent, "PC based event scheduled for %#x: %s\n",
|
|
event->pc(), event->descr());
|
|
|
|
return true;
|
|
}
|
|
|
|
bool
|
|
PCEventQueue::doService(ExecContext *xc)
|
|
{
|
|
Addr pc = xc->regs.pc & ~0x3;
|
|
int serviced = 0;
|
|
range_t range = equal_range(pc);
|
|
for (iterator i = range.first; i != range.second; ++i) {
|
|
// Make sure that the pc wasn't changed as the side effect of
|
|
// another event. This for example, prevents two invocations
|
|
// of the SkipFuncEvent. Maybe we should have separate PC
|
|
// event queues for each processor?
|
|
if (pc != (xc->regs.pc & ~0x3))
|
|
continue;
|
|
|
|
DPRINTF(PCEvent, "PC based event serviced at %#x: %s\n",
|
|
(*i)->pc(), (*i)->descr());
|
|
|
|
(*i)->process(xc);
|
|
++serviced;
|
|
}
|
|
|
|
return serviced > 0;
|
|
}
|
|
|
|
void
|
|
PCEventQueue::dump() const
|
|
{
|
|
const_iterator i = pc_map.begin();
|
|
const_iterator e = pc_map.end();
|
|
|
|
for (; i != e; ++i)
|
|
cprintf("%d: event at %#x: %s\n", curTick, (*i)->pc(),
|
|
(*i)->descr());
|
|
}
|
|
|
|
PCEventQueue::range_t
|
|
PCEventQueue::equal_range(Addr pc)
|
|
{
|
|
return std::equal_range(pc_map.begin(), pc_map.end(), pc, MapCompare());
|
|
}
|
|
|
|
BreakPCEvent::BreakPCEvent(PCEventQueue *q, const std::string &desc, bool del)
|
|
: PCEvent(q, desc), remove(del)
|
|
{
|
|
}
|
|
|
|
void
|
|
BreakPCEvent::process(ExecContext *xc)
|
|
{
|
|
StringWrap name(xc->cpu->name() + ".break_event");
|
|
DPRINTFN("break event %s triggered\n", descr());
|
|
debug_break();
|
|
if (remove)
|
|
delete this;
|
|
}
|
|
|
|
#if FULL_SYSTEM
|
|
extern "C"
|
|
void
|
|
sched_break_pc_sys(System *sys, Addr addr)
|
|
{
|
|
PCEvent *event = new BreakPCEvent(&sys->pcEventQueue, "debug break", true);
|
|
event->schedule(addr);
|
|
}
|
|
|
|
extern "C"
|
|
void
|
|
sched_break_pc(Addr addr)
|
|
{
|
|
for (vector<System *>::iterator sysi = System::systemList.begin();
|
|
sysi != System::systemList.end(); ++sysi) {
|
|
sched_break_pc_sys(*sysi, addr);
|
|
}
|
|
|
|
}
|
|
#endif
|