5fb00e1df6
This changeset adds a set of tests that stress the CPU switching code. It adds the following test configurations: * tsunami-switcheroo-full -- Alpha system (atomic, timing, O3) * realview-switcheroo-atomic -- ARM system (atomic<->atomic) * realview-switcheroo-timing -- ARM system (timing<->timing) * realview-switcheroo-o3 -- ARM system (O3<->O3) * realview-switcheroo-full -- ARM system (atomic, timing, O3) Reference data is provided for the 10.linux-boot test case. All of the tests trigger a CPU switch once per millisecond during the boot process. The in-order CPU model was not included in any of the tests as it does not support CPU handover.
18 lines
902 B
Text
Executable file
18 lines
902 B
Text
Executable file
warn: Sockets disabled, not accepting vnc client connections
|
|
warn: Sockets disabled, not accepting terminal connections
|
|
warn: Sockets disabled, not accepting gdb connections
|
|
warn: The clidr register always reports 0 caches.
|
|
warn: clidr LoUIS field of 0b001 to match current ARM implementations.
|
|
warn: The csselr register isn't implemented.
|
|
warn: The ccsidr register isn't implemented and always reads as 0.
|
|
warn: instruction 'mcr bpiallis' unimplemented
|
|
warn: instruction 'mcr icialluis' unimplemented
|
|
hack: be nice to actually delete the event here
|
|
warn: instruction 'mcr dccimvac' unimplemented
|
|
warn: instruction 'mcr dccmvau' unimplemented
|
|
warn: instruction 'mcr icimvau' unimplemented
|
|
warn: LCD dual screen mode not supported
|
|
warn: instruction 'mcr icialluis' unimplemented
|
|
warn: instruction 'mcr bpiallis' unimplemented
|
|
warn: User mode does not have SPSR
|
|
warn: User mode does not have SPSR
|