25e1b1c1f5
This update includes the changes to whole-line writes, the refinement of Read to ReadClean and ReadShared, the introduction of CleanEvict for snoop-filter tracking, and updates to the DRAM command scheduler for bank-group-aware scheduling. Needless to say, almost every regression is affected.
1244 lines
143 KiB
Plaintext
1244 lines
143 KiB
Plaintext
|
|
---------- Begin Simulation Statistics ----------
|
|
sim_seconds 0.410927 # Number of seconds simulated
|
|
sim_ticks 410926760000 # Number of ticks simulated
|
|
final_tick 410926760000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
host_inst_rate 92513 # Simulator instruction rate (inst/s)
|
|
host_op_rate 113896 # Simulator op (including micro ops) rate (op/s)
|
|
host_tick_rate 59339858 # Simulator tick rate (ticks/s)
|
|
host_mem_usage 320156 # Number of bytes of host memory used
|
|
host_seconds 6924.97 # Real time elapsed on the host
|
|
sim_insts 640649299 # Number of instructions simulated
|
|
sim_ops 788724958 # Number of ops (including micro ops) simulated
|
|
system.voltage_domain.voltage 1 # Voltage in Volts
|
|
system.clk_domain.clock 1000 # Clock period in ticks
|
|
system.physmem.bytes_read::cpu.inst 227008 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::cpu.data 7012480 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::cpu.l2cache.prefetcher 12950080 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::total 20189568 # Number of bytes read from this memory
|
|
system.physmem.bytes_inst_read::cpu.inst 227008 # Number of instructions bytes read from this memory
|
|
system.physmem.bytes_inst_read::total 227008 # Number of instructions bytes read from this memory
|
|
system.physmem.bytes_written::writebacks 4245632 # Number of bytes written to this memory
|
|
system.physmem.bytes_written::total 4245632 # Number of bytes written to this memory
|
|
system.physmem.num_reads::cpu.inst 3547 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::cpu.data 109570 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::cpu.l2cache.prefetcher 202345 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::total 315462 # Number of read requests responded to by this memory
|
|
system.physmem.num_writes::writebacks 66338 # Number of write requests responded to by this memory
|
|
system.physmem.num_writes::total 66338 # Number of write requests responded to by this memory
|
|
system.physmem.bw_read::cpu.inst 552429 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::cpu.data 17065036 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::cpu.l2cache.prefetcher 31514326 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::total 49131792 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::cpu.inst 552429 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::total 552429 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_write::writebacks 10331846 # Write bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_write::total 10331846 # Write bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_total::writebacks 10331846 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.inst 552429 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.data 17065036 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.l2cache.prefetcher 31514326 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::total 59463638 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.readReqs 315462 # Number of read requests accepted
|
|
system.physmem.writeReqs 66338 # Number of write requests accepted
|
|
system.physmem.readBursts 315462 # Number of DRAM read bursts, including those serviced by the write queue
|
|
system.physmem.writeBursts 66338 # Number of DRAM write bursts, including those merged in the write queue
|
|
system.physmem.bytesReadDRAM 20169664 # Total number of bytes read from DRAM
|
|
system.physmem.bytesReadWrQ 19904 # Total number of bytes read from write queue
|
|
system.physmem.bytesWritten 4239360 # Total number of bytes written to DRAM
|
|
system.physmem.bytesReadSys 20189568 # Total read bytes from the system interface side
|
|
system.physmem.bytesWrittenSys 4245632 # Total written bytes from the system interface side
|
|
system.physmem.servicedByWrQ 311 # Number of DRAM read bursts serviced by the write queue
|
|
system.physmem.mergedWrBursts 69 # Number of DRAM write bursts merged with an existing one
|
|
system.physmem.neitherReadNorWriteReqs 16 # Number of requests that are neither read nor write
|
|
system.physmem.perBankRdBursts::0 19798 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::1 19540 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::2 19718 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::3 19803 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::4 19742 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::5 20227 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::6 19591 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::7 19445 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::8 19492 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::9 19431 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::10 19416 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::11 19789 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::12 19620 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::13 20020 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::14 19553 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::15 19966 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::0 4272 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::1 4105 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::2 4143 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::3 4154 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::4 4243 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::5 4228 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::6 4173 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::7 4096 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::8 4096 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::9 4096 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::10 4096 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::11 4097 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::12 4098 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::13 4096 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::14 4096 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::15 4151 # Per bank write bursts
|
|
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
|
|
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
|
|
system.physmem.totGap 410926705500 # Total gap between requests
|
|
system.physmem.readPktSize::0 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::1 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::2 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::3 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::4 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::5 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::6 315462 # Read request sizes (log2)
|
|
system.physmem.writePktSize::0 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::1 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::2 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::3 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::4 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::5 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::6 66338 # Write request sizes (log2)
|
|
system.physmem.rdQLenPdf::0 125674 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::1 115954 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::2 14051 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::3 6709 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::4 6515 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::5 7602 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::6 8811 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::7 9422 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::8 8719 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::9 4043 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::10 2949 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::11 2148 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::12 1569 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::13 985 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::15 601 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::16 630 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::17 952 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::18 1710 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::19 2550 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::20 3275 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::21 3782 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::22 4094 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::23 4378 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::24 4658 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::25 4986 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::26 5149 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::27 5206 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::28 5156 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::29 4978 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::30 4222 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::31 4108 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::32 4056 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::33 188 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::34 115 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::35 98 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::36 88 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::37 97 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::38 90 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::39 104 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::40 98 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::41 92 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::42 74 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::43 69 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::44 75 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::45 67 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::46 60 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::47 62 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::48 58 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::49 57 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::50 57 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::51 50 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::52 48 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::53 49 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::54 43 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::55 17 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::56 6 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::57 1 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
|
|
system.physmem.bytesPerActivate::samples 136743 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::mean 178.487469 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::gmean 128.645908 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::stdev 198.261259 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::0-127 54158 39.61% 39.61% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::128-255 57478 42.03% 81.64% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::256-383 14696 10.75% 92.39% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::384-511 1431 1.05% 93.43% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::512-639 1373 1.00% 94.44% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::640-767 1481 1.08% 95.52% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::768-895 1196 0.87% 96.39% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::896-1023 1150 0.84% 97.24% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::1024-1151 3780 2.76% 100.00% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::total 136743 # Bytes accessed per row activation
|
|
system.physmem.rdPerTurnAround::samples 4027 # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::mean 66.735038 # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::gmean 34.718214 # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::stdev 464.978559 # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::0-511 3992 99.13% 99.13% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::512-1023 15 0.37% 99.50% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::1024-1535 4 0.10% 99.60% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::1536-2047 3 0.07% 99.68% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::2048-2559 4 0.10% 99.78% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::3072-3583 1 0.02% 99.80% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::3584-4095 1 0.02% 99.83% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::4608-5119 2 0.05% 99.88% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::5120-5631 1 0.02% 99.90% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::8192-8703 1 0.02% 99.93% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::13824-14335 1 0.02% 99.95% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::14848-15359 2 0.05% 100.00% # Reads before turning the bus around for writes
|
|
system.physmem.rdPerTurnAround::total 4027 # Reads before turning the bus around for writes
|
|
system.physmem.wrPerTurnAround::samples 4027 # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::mean 16.448969 # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::gmean 16.407245 # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::stdev 1.299266 # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::16 3382 83.98% 83.98% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::17 3 0.07% 84.06% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::18 453 11.25% 95.31% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::19 103 2.56% 97.86% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::20 20 0.50% 98.36% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::21 19 0.47% 98.83% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::22 10 0.25% 99.08% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::23 11 0.27% 99.35% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::24 8 0.20% 99.55% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::25 5 0.12% 99.68% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::26 3 0.07% 99.75% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::27 1 0.02% 99.78% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::28 1 0.02% 99.80% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::29 1 0.02% 99.83% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::30 4 0.10% 99.93% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::31 1 0.02% 99.95% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::32 2 0.05% 100.00% # Writes before turning the bus around for reads
|
|
system.physmem.wrPerTurnAround::total 4027 # Writes before turning the bus around for reads
|
|
system.physmem.totQLat 8985315314 # Total ticks spent queuing
|
|
system.physmem.totMemAccLat 14894396564 # Total ticks spent from burst creation until serviced by the DRAM
|
|
system.physmem.totBusLat 1575755000 # Total ticks spent in databus transfers
|
|
system.physmem.avgQLat 28511.14 # Average queueing delay per DRAM burst
|
|
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
|
|
system.physmem.avgMemAccLat 47261.14 # Average memory access latency per DRAM burst
|
|
system.physmem.avgRdBW 49.08 # Average DRAM read bandwidth in MiByte/s
|
|
system.physmem.avgWrBW 10.32 # Average achieved write bandwidth in MiByte/s
|
|
system.physmem.avgRdBWSys 49.13 # Average system read bandwidth in MiByte/s
|
|
system.physmem.avgWrBWSys 10.33 # Average system write bandwidth in MiByte/s
|
|
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
|
|
system.physmem.busUtil 0.46 # Data bus utilization in percentage
|
|
system.physmem.busUtilRead 0.38 # Data bus utilization in percentage for reads
|
|
system.physmem.busUtilWrite 0.08 # Data bus utilization in percentage for writes
|
|
system.physmem.avgRdQLen 1.55 # Average read queue length when enqueuing
|
|
system.physmem.avgWrQLen 25.12 # Average write queue length when enqueuing
|
|
system.physmem.readRowHits 218304 # Number of row buffer hits during reads
|
|
system.physmem.writeRowHits 26331 # Number of row buffer hits during writes
|
|
system.physmem.readRowHitRate 69.27 # Row buffer hit rate for reads
|
|
system.physmem.writeRowHitRate 39.73 # Row buffer hit rate for writes
|
|
system.physmem.avgGap 1076287.86 # Average gap between requests
|
|
system.physmem.pageHitRate 64.14 # Row buffer hit rate, read and write combined
|
|
system.physmem_0.actEnergy 518260680 # Energy for activate commands per rank (pJ)
|
|
system.physmem_0.preEnergy 282781125 # Energy for precharge commands per rank (pJ)
|
|
system.physmem_0.readEnergy 1231058400 # Energy for read commands per rank (pJ)
|
|
system.physmem_0.writeEnergy 216522720 # Energy for write commands per rank (pJ)
|
|
system.physmem_0.refreshEnergy 26839254000 # Energy for refresh commands per rank (pJ)
|
|
system.physmem_0.actBackEnergy 96516777600 # Energy for active background per rank (pJ)
|
|
system.physmem_0.preBackEnergy 161887922250 # Energy for precharge background per rank (pJ)
|
|
system.physmem_0.totalEnergy 287492576775 # Total energy per rank (pJ)
|
|
system.physmem_0.averagePower 699.632177 # Core power per rank (mW)
|
|
system.physmem_0.memoryStateTime::IDLE 268678979341 # Time in different power states
|
|
system.physmem_0.memoryStateTime::REF 13721500000 # Time in different power states
|
|
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
|
|
system.physmem_0.memoryStateTime::ACT 128519138159 # Time in different power states
|
|
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
|
|
system.physmem_1.actEnergy 515334960 # Energy for activate commands per rank (pJ)
|
|
system.physmem_1.preEnergy 281184750 # Energy for precharge commands per rank (pJ)
|
|
system.physmem_1.readEnergy 1226448600 # Energy for read commands per rank (pJ)
|
|
system.physmem_1.writeEnergy 212712480 # Energy for write commands per rank (pJ)
|
|
system.physmem_1.refreshEnergy 26839254000 # Energy for refresh commands per rank (pJ)
|
|
system.physmem_1.actBackEnergy 96027774030 # Energy for active background per rank (pJ)
|
|
system.physmem_1.preBackEnergy 162316872750 # Energy for precharge background per rank (pJ)
|
|
system.physmem_1.totalEnergy 287419581570 # Total energy per rank (pJ)
|
|
system.physmem_1.averagePower 699.454538 # Core power per rank (mW)
|
|
system.physmem_1.memoryStateTime::IDLE 269400106911 # Time in different power states
|
|
system.physmem_1.memoryStateTime::REF 13721500000 # Time in different power states
|
|
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
|
|
system.physmem_1.memoryStateTime::ACT 127799659089 # Time in different power states
|
|
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
|
|
system.cpu.branchPred.lookups 233961600 # Number of BP lookups
|
|
system.cpu.branchPred.condPredicted 161823435 # Number of conditional branches predicted
|
|
system.cpu.branchPred.condIncorrect 15514478 # Number of conditional branches incorrect
|
|
system.cpu.branchPred.BTBLookups 121576875 # Number of BTB lookups
|
|
system.cpu.branchPred.BTBHits 108260850 # Number of BTB hits
|
|
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
|
|
system.cpu.branchPred.BTBHitPct 89.047239 # BTB Hit Percentage
|
|
system.cpu.branchPred.usedRAS 25036809 # Number of times the RAS was used to get a target.
|
|
system.cpu.branchPred.RASInCorrect 1300056 # Number of incorrect RAS predictions.
|
|
system.cpu_clk_domain.clock 500 # Clock period in ticks
|
|
system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
|
|
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
|
|
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
|
|
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
|
|
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
|
|
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
|
|
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
|
|
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
|
|
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
|
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
|
|
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
|
|
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
|
|
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
|
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
|
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
|
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
|
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
|
|
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
|
|
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
|
|
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
|
|
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
|
|
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
|
|
system.cpu.dtb.walker.walks 0 # Table walker walks requested
|
|
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.dtb.inst_hits 0 # ITB inst hits
|
|
system.cpu.dtb.inst_misses 0 # ITB inst misses
|
|
system.cpu.dtb.read_hits 0 # DTB read hits
|
|
system.cpu.dtb.read_misses 0 # DTB read misses
|
|
system.cpu.dtb.write_hits 0 # DTB write hits
|
|
system.cpu.dtb.write_misses 0 # DTB write misses
|
|
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
|
|
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
|
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
|
|
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
|
|
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
|
|
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
|
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
|
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
|
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
|
system.cpu.dtb.read_accesses 0 # DTB read accesses
|
|
system.cpu.dtb.write_accesses 0 # DTB write accesses
|
|
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
|
|
system.cpu.dtb.hits 0 # DTB hits
|
|
system.cpu.dtb.misses 0 # DTB misses
|
|
system.cpu.dtb.accesses 0 # DTB accesses
|
|
system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
|
|
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
|
|
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
|
|
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
|
|
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
|
|
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
|
|
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
|
|
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
|
|
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
|
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
|
|
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
|
|
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
|
|
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
|
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
|
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
|
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
|
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
|
|
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
|
|
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
|
|
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
|
|
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
|
|
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
|
|
system.cpu.itb.walker.walks 0 # Table walker walks requested
|
|
system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
|
|
system.cpu.itb.inst_hits 0 # ITB inst hits
|
|
system.cpu.itb.inst_misses 0 # ITB inst misses
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
|
|
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
|
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
|
|
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
|
|
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
|
|
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
|
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
|
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
|
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
system.cpu.itb.inst_accesses 0 # ITB inst accesses
|
|
system.cpu.itb.hits 0 # DTB hits
|
|
system.cpu.itb.misses 0 # DTB misses
|
|
system.cpu.itb.accesses 0 # DTB accesses
|
|
system.cpu.workload.num_syscalls 673 # Number of system calls
|
|
system.cpu.numCycles 821853521 # number of cpu cycles simulated
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
|
system.cpu.fetch.icacheStallCycles 85352108 # Number of cycles fetch is stalled on an Icache miss
|
|
system.cpu.fetch.Insts 1200709266 # Number of instructions fetch has processed
|
|
system.cpu.fetch.Branches 233961600 # Number of branches that fetch encountered
|
|
system.cpu.fetch.predictedBranches 133297659 # Number of branches that fetch has predicted taken
|
|
system.cpu.fetch.Cycles 720636600 # Number of cycles fetch has run and was not squashing or blocked
|
|
system.cpu.fetch.SquashCycles 31063377 # Number of cycles fetch has spent squashing
|
|
system.cpu.fetch.MiscStallCycles 2846 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
|
|
system.cpu.fetch.PendingTrapStallCycles 31 # Number of stall cycles due to pending traps
|
|
system.cpu.fetch.IcacheWaitRetryStallCycles 3322 # Number of stall cycles due to full MSHR
|
|
system.cpu.fetch.CacheLines 370706156 # Number of cache lines fetched
|
|
system.cpu.fetch.IcacheSquashes 652600 # Number of outstanding Icache misses that were squashed
|
|
system.cpu.fetch.rateDist::samples 821526595 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::mean 1.826688 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::stdev 1.166658 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::0 139803220 17.02% 17.02% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::1 223204281 27.17% 44.19% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::2 98088574 11.94% 56.13% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::3 360430520 43.87% 100.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::total 821526595 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.branchRate 0.284676 # Number of branch fetches per cycle
|
|
system.cpu.fetch.rate 1.460977 # Number of inst fetches per cycle
|
|
system.cpu.decode.IdleCycles 121268240 # Number of cycles decode is idle
|
|
system.cpu.decode.BlockedCycles 161448420 # Number of cycles decode is blocked
|
|
system.cpu.decode.RunCycles 484660246 # Number of cycles decode is running
|
|
system.cpu.decode.UnblockCycles 38631680 # Number of cycles decode is unblocking
|
|
system.cpu.decode.SquashCycles 15518009 # Number of cycles decode is squashing
|
|
system.cpu.decode.BranchResolved 25181996 # Number of times decode resolved a branch
|
|
system.cpu.decode.BranchMispred 13829 # Number of times decode detected a branch misprediction
|
|
system.cpu.decode.DecodedInsts 1248138563 # Number of instructions handled by decode
|
|
system.cpu.decode.SquashedInsts 39966565 # Number of squashed instructions handled by decode
|
|
system.cpu.rename.SquashCycles 15518009 # Number of cycles rename is squashing
|
|
system.cpu.rename.IdleCycles 178275276 # Number of cycles rename is idle
|
|
system.cpu.rename.BlockCycles 80711720 # Number of cycles rename is blocking
|
|
system.cpu.rename.serializeStallCycles 210548 # count of cycles rename stalled for serializing inst
|
|
system.cpu.rename.RunCycles 464319817 # Number of cycles rename is running
|
|
system.cpu.rename.UnblockCycles 82491225 # Number of cycles rename is unblocking
|
|
system.cpu.rename.RenamedInsts 1190650018 # Number of instructions processed by rename
|
|
system.cpu.rename.SquashedInsts 25545971 # Number of squashed instructions processed by rename
|
|
system.cpu.rename.ROBFullEvents 24926226 # Number of times rename has blocked due to ROB full
|
|
system.cpu.rename.IQFullEvents 2267555 # Number of times rename has blocked due to IQ full
|
|
system.cpu.rename.LQFullEvents 41530027 # Number of times rename has blocked due to LQ full
|
|
system.cpu.rename.SQFullEvents 1673344 # Number of times rename has blocked due to SQ full
|
|
system.cpu.rename.RenamedOperands 1225393242 # Number of destination operands rename has renamed
|
|
system.cpu.rename.RenameLookups 5812447453 # Number of register rename lookups that rename has made
|
|
system.cpu.rename.int_rename_lookups 1358179782 # Number of integer rename lookups
|
|
system.cpu.rename.fp_rename_lookups 40876479 # Number of floating rename lookups
|
|
system.cpu.rename.CommittedMaps 874778230 # Number of HB maps that are committed
|
|
system.cpu.rename.UndoneMaps 350615012 # Number of HB maps that are undone due to squashing
|
|
system.cpu.rename.serializingInsts 7270 # count of serializing insts renamed
|
|
system.cpu.rename.tempSerializingInsts 7257 # count of temporary serializing insts renamed
|
|
system.cpu.rename.skidInsts 108779302 # count of insts added to the skid buffer
|
|
system.cpu.memDep0.insertedLoads 366116842 # Number of loads inserted to the mem dependence unit.
|
|
system.cpu.memDep0.insertedStores 236096763 # Number of stores inserted to the mem dependence unit.
|
|
system.cpu.memDep0.conflictingLoads 1776884 # Number of conflicting loads.
|
|
system.cpu.memDep0.conflictingStores 5334939 # Number of conflicting stores.
|
|
system.cpu.iq.iqInstsAdded 1168558899 # Number of instructions added to the IQ (excludes non-spec)
|
|
system.cpu.iq.iqNonSpecInstsAdded 12359 # Number of non-speculative instructions added to the IQ
|
|
system.cpu.iq.iqInstsIssued 1017090766 # Number of instructions issued
|
|
system.cpu.iq.iqSquashedInstsIssued 18380245 # Number of squashed instructions issued
|
|
system.cpu.iq.iqSquashedInstsExamined 379846300 # Number of squashed instructions iterated over during squash; mainly for profiling
|
|
system.cpu.iq.iqSquashedOperandsExamined 1032153355 # Number of squashed operands that are examined and possibly removed from graph
|
|
system.cpu.iq.iqSquashedNonSpecRemoved 205 # Number of squashed non-spec instructions that were removed
|
|
system.cpu.iq.issued_per_cycle::samples 821526595 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::mean 1.238050 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::stdev 1.084805 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::0 263868507 32.12% 32.12% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::1 227113166 27.65% 59.76% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::2 217783209 26.51% 86.27% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::3 96635677 11.76% 98.04% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::4 16126029 1.96% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::5 7 0.00% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::total 821526595 # Number of insts issued each cycle
|
|
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntAlu 63875827 18.90% 18.90% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntMult 18143 0.01% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntDiv 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatAdd 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatCmp 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatCvt 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatMult 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatDiv 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAdd 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAlu 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdCmp 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdCvt 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMisc 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMult 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdShift 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 18.91% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatCvt 636889 0.19% 19.09% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 19.09% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 19.09% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 19.09% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 19.09% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 19.09% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::MemRead 157407577 46.57% 65.67% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::MemWrite 116033793 34.33% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntAlu 456370958 44.87% 44.87% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntMult 5195826 0.51% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 45.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatAdd 637528 0.06% 45.44% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 45.44% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatCmp 3187675 0.31% 45.76% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatCvt 2550148 0.25% 46.01% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 46.01% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMisc 11478994 1.13% 47.14% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.14% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 47.14% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.14% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::MemRead 322082825 31.67% 78.80% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::MemWrite 215586812 21.20% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::total 1017090766 # Type of FU issued
|
|
system.cpu.iq.rate 1.237557 # Inst issue rate
|
|
system.cpu.iq.fu_busy_cnt 337972229 # FU busy when requested
|
|
system.cpu.iq.fu_busy_rate 0.332293 # FU busy rate (busy events/executed inst)
|
|
system.cpu.iq.int_inst_queue_reads 3150183586 # Number of integer instruction queue reads
|
|
system.cpu.iq.int_inst_queue_writes 1504870139 # Number of integer instruction queue writes
|
|
system.cpu.iq.int_inst_queue_wakeup_accesses 934273978 # Number of integer instruction queue wakeup accesses
|
|
system.cpu.iq.fp_inst_queue_reads 61877015 # Number of floating instruction queue reads
|
|
system.cpu.iq.fp_inst_queue_writes 43565815 # Number of floating instruction queue writes
|
|
system.cpu.iq.fp_inst_queue_wakeup_accesses 26152444 # Number of floating instruction queue wakeup accesses
|
|
system.cpu.iq.int_alu_accesses 1321252671 # Number of integer alu accesses
|
|
system.cpu.iq.fp_alu_accesses 33810324 # Number of floating point alu accesses
|
|
system.cpu.iew.lsq.thread0.forwLoads 9960626 # Number of loads that had data forwarded from stores
|
|
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
|
|
system.cpu.iew.lsq.thread0.squashedLoads 113875904 # Number of loads squashed
|
|
system.cpu.iew.lsq.thread0.ignoredResponses 1099 # Number of memory responses ignored because the instruction is squashed
|
|
system.cpu.iew.lsq.thread0.memOrderViolation 18399 # Number of memory ordering violations
|
|
system.cpu.iew.lsq.thread0.squashedStores 107116267 # Number of stores squashed
|
|
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
|
|
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
|
|
system.cpu.iew.lsq.thread0.rescheduledLoads 2065816 # Number of loads that were rescheduled
|
|
system.cpu.iew.lsq.thread0.cacheBlocked 20694 # Number of times an access to memory failed due to the cache being blocked
|
|
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
|
|
system.cpu.iew.iewSquashCycles 15518009 # Number of cycles IEW is squashing
|
|
system.cpu.iew.iewBlockCycles 35327000 # Number of cycles IEW is blocking
|
|
system.cpu.iew.iewUnblockCycles 41213 # Number of cycles IEW is unblocking
|
|
system.cpu.iew.iewDispatchedInsts 1168576814 # Number of instructions dispatched to IQ
|
|
system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
|
|
system.cpu.iew.iewDispLoadInsts 366116842 # Number of dispatched load instructions
|
|
system.cpu.iew.iewDispStoreInsts 236096763 # Number of dispatched store instructions
|
|
system.cpu.iew.iewDispNonSpecInsts 6619 # Number of dispatched non-speculative instructions
|
|
system.cpu.iew.iewIQFullEvents 114 # Number of times the IQ has become full, causing a stall
|
|
system.cpu.iew.iewLSQFullEvents 44806 # Number of times the LSQ has become full, causing a stall
|
|
system.cpu.iew.memOrderViolationEvents 18399 # Number of memory order violations
|
|
system.cpu.iew.predictedTakenIncorrect 15437241 # Number of branches that were predicted taken incorrectly
|
|
system.cpu.iew.predictedNotTakenIncorrect 3784654 # Number of branches that were predicted not taken incorrectly
|
|
system.cpu.iew.branchMispredicts 19221895 # Number of branch mispredicts detected at execute
|
|
system.cpu.iew.iewExecutedInsts 974751722 # Number of executed instructions
|
|
system.cpu.iew.iewExecLoadInsts 303298002 # Number of load instructions executed
|
|
system.cpu.iew.iewExecSquashedInsts 42339044 # Number of squashed instructions skipped in execute
|
|
system.cpu.iew.exec_swp 0 # number of swp insts executed
|
|
system.cpu.iew.exec_nop 5556 # number of nop insts executed
|
|
system.cpu.iew.exec_refs 497764632 # number of memory reference insts executed
|
|
system.cpu.iew.exec_branches 150613642 # Number of branches executed
|
|
system.cpu.iew.exec_stores 194466630 # Number of stores executed
|
|
system.cpu.iew.exec_rate 1.186041 # Inst execution rate
|
|
system.cpu.iew.wb_sent 963724701 # cumulative count of insts sent to commit
|
|
system.cpu.iew.wb_count 960426422 # cumulative count of insts written-back
|
|
system.cpu.iew.wb_producers 536047355 # num instructions producing a value
|
|
system.cpu.iew.wb_consumers 893284415 # num instructions consuming a value
|
|
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
|
|
system.cpu.iew.wb_rate 1.168610 # insts written-back per cycle
|
|
system.cpu.iew.wb_fanout 0.600086 # average fanout of values written-back
|
|
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
|
|
system.cpu.commit.commitSquashedInsts 357420349 # The number of squashed insts skipped by commit
|
|
system.cpu.commit.commitNonSpecStalls 12154 # The number of times commit has been forced to stall to communicate backwards
|
|
system.cpu.commit.branchMispredicts 15500799 # The number of times a branch was mispredicted
|
|
system.cpu.commit.committed_per_cycle::samples 770704967 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::mean 1.023388 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::stdev 1.776993 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::0 432077450 56.06% 56.06% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::1 174390434 22.63% 78.69% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::2 72936884 9.46% 88.15% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::3 32898197 4.27% 92.42% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::4 8538905 1.11% 93.53% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::5 14258273 1.85% 95.38% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::6 7269904 0.94% 96.32% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::7 5974492 0.78% 97.10% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::8 22360428 2.90% 100.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::total 770704967 # Number of insts commited each cycle
|
|
system.cpu.commit.committedInsts 640654411 # Number of instructions committed
|
|
system.cpu.commit.committedOps 788730070 # Number of ops (including micro ops) committed
|
|
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
|
|
system.cpu.commit.refs 381221434 # Number of memory references committed
|
|
system.cpu.commit.loads 252240938 # Number of loads committed
|
|
system.cpu.commit.membars 5740 # Number of memory barriers committed
|
|
system.cpu.commit.branches 137364860 # Number of branches committed
|
|
system.cpu.commit.fp_insts 24239771 # Number of committed floating point instructions.
|
|
system.cpu.commit.int_insts 682251399 # Number of committed integer instructions.
|
|
system.cpu.commit.function_calls 19275340 # Number of function calls committed.
|
|
system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IntAlu 385756794 48.91% 48.91% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IntMult 5173441 0.66% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IntDiv 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatMult 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdMult 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdShift 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 49.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatAdd 637528 0.08% 49.65% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 49.65% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatCmp 3187668 0.40% 50.05% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatCvt 2550131 0.32% 50.37% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 50.37% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatMisc 10203074 1.29% 51.67% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 51.67% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 51.67% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 51.67% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::MemRead 252240938 31.98% 83.65% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::MemWrite 128980496 16.35% 100.00% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::total 788730070 # Class of committed instruction
|
|
system.cpu.commit.bw_lim_events 22360428 # number cycles where commit BW limit reached
|
|
system.cpu.rob.rob_reads 1894486207 # The number of ROB reads
|
|
system.cpu.rob.rob_writes 2343126387 # The number of ROB writes
|
|
system.cpu.timesIdled 647317 # Number of times that the entire CPU went into an idle state and unscheduled itself
|
|
system.cpu.idleCycles 326926 # Total number of cycles that the CPU has spent unscheduled due to idling
|
|
system.cpu.committedInsts 640649299 # Number of Instructions Simulated
|
|
system.cpu.committedOps 788724958 # Number of Ops (including micro ops) Simulated
|
|
system.cpu.cpi 1.282845 # CPI: Cycles Per Instruction
|
|
system.cpu.cpi_total 1.282845 # CPI: Total CPI of All Threads
|
|
system.cpu.ipc 0.779518 # IPC: Instructions Per Cycle
|
|
system.cpu.ipc_total 0.779518 # IPC: Total IPC of All Threads
|
|
system.cpu.int_regfile_reads 995802121 # number of integer regfile reads
|
|
system.cpu.int_regfile_writes 567908278 # number of integer regfile writes
|
|
system.cpu.fp_regfile_reads 31889840 # number of floating regfile reads
|
|
system.cpu.fp_regfile_writes 22959495 # number of floating regfile writes
|
|
system.cpu.cc_regfile_reads 3794438886 # number of cc regfile reads
|
|
system.cpu.cc_regfile_writes 384898194 # number of cc regfile writes
|
|
system.cpu.misc_regfile_reads 715817246 # number of misc regfile reads
|
|
system.cpu.misc_regfile_writes 6386808 # number of misc regfile writes
|
|
system.cpu.dcache.tags.replacements 2756184 # number of replacements
|
|
system.cpu.dcache.tags.tagsinuse 511.933712 # Cycle average of tags in use
|
|
system.cpu.dcache.tags.total_refs 414215984 # Total number of references to valid blocks.
|
|
system.cpu.dcache.tags.sampled_refs 2756696 # Sample count of references to valid blocks.
|
|
system.cpu.dcache.tags.avg_refs 150.258129 # Average number of references to valid blocks.
|
|
system.cpu.dcache.tags.warmup_cycle 256316000 # Cycle when the warmup percentage was hit.
|
|
system.cpu.dcache.tags.occ_blocks::cpu.data 511.933712 # Average occupied blocks per requestor
|
|
system.cpu.dcache.tags.occ_percent::cpu.data 0.999871 # Average percentage of cache occupancy
|
|
system.cpu.dcache.tags.occ_percent::total 0.999871 # Average percentage of cache occupancy
|
|
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::0 41 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::1 223 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::2 192 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::4 56 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
|
|
system.cpu.dcache.tags.tag_accesses 839346446 # Number of tag accesses
|
|
system.cpu.dcache.tags.data_accesses 839346446 # Number of data accesses
|
|
system.cpu.dcache.ReadReq_hits::cpu.data 286293586 # number of ReadReq hits
|
|
system.cpu.dcache.ReadReq_hits::total 286293586 # number of ReadReq hits
|
|
system.cpu.dcache.WriteReq_hits::cpu.data 127907704 # number of WriteReq hits
|
|
system.cpu.dcache.WriteReq_hits::total 127907704 # number of WriteReq hits
|
|
system.cpu.dcache.SoftPFReq_hits::cpu.data 3157 # number of SoftPFReq hits
|
|
system.cpu.dcache.SoftPFReq_hits::total 3157 # number of SoftPFReq hits
|
|
system.cpu.dcache.LoadLockedReq_hits::cpu.data 5737 # number of LoadLockedReq hits
|
|
system.cpu.dcache.LoadLockedReq_hits::total 5737 # number of LoadLockedReq hits
|
|
system.cpu.dcache.StoreCondReq_hits::cpu.data 5739 # number of StoreCondReq hits
|
|
system.cpu.dcache.StoreCondReq_hits::total 5739 # number of StoreCondReq hits
|
|
system.cpu.dcache.demand_hits::cpu.data 414201290 # number of demand (read+write) hits
|
|
system.cpu.dcache.demand_hits::total 414201290 # number of demand (read+write) hits
|
|
system.cpu.dcache.overall_hits::cpu.data 414204447 # number of overall hits
|
|
system.cpu.dcache.overall_hits::total 414204447 # number of overall hits
|
|
system.cpu.dcache.ReadReq_misses::cpu.data 3034530 # number of ReadReq misses
|
|
system.cpu.dcache.ReadReq_misses::total 3034530 # number of ReadReq misses
|
|
system.cpu.dcache.WriteReq_misses::cpu.data 1043773 # number of WriteReq misses
|
|
system.cpu.dcache.WriteReq_misses::total 1043773 # number of WriteReq misses
|
|
system.cpu.dcache.SoftPFReq_misses::cpu.data 646 # number of SoftPFReq misses
|
|
system.cpu.dcache.SoftPFReq_misses::total 646 # number of SoftPFReq misses
|
|
system.cpu.dcache.LoadLockedReq_misses::cpu.data 3 # number of LoadLockedReq misses
|
|
system.cpu.dcache.LoadLockedReq_misses::total 3 # number of LoadLockedReq misses
|
|
system.cpu.dcache.demand_misses::cpu.data 4078303 # number of demand (read+write) misses
|
|
system.cpu.dcache.demand_misses::total 4078303 # number of demand (read+write) misses
|
|
system.cpu.dcache.overall_misses::cpu.data 4078949 # number of overall misses
|
|
system.cpu.dcache.overall_misses::total 4078949 # number of overall misses
|
|
system.cpu.dcache.ReadReq_miss_latency::cpu.data 35233063500 # number of ReadReq miss cycles
|
|
system.cpu.dcache.ReadReq_miss_latency::total 35233063500 # number of ReadReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_latency::cpu.data 9908998850 # number of WriteReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_latency::total 9908998850 # number of WriteReq miss cycles
|
|
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 188000 # number of LoadLockedReq miss cycles
|
|
system.cpu.dcache.LoadLockedReq_miss_latency::total 188000 # number of LoadLockedReq miss cycles
|
|
system.cpu.dcache.demand_miss_latency::cpu.data 45142062350 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.demand_miss_latency::total 45142062350 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.overall_miss_latency::cpu.data 45142062350 # number of overall miss cycles
|
|
system.cpu.dcache.overall_miss_latency::total 45142062350 # number of overall miss cycles
|
|
system.cpu.dcache.ReadReq_accesses::cpu.data 289328116 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.ReadReq_accesses::total 289328116 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_accesses::cpu.data 128951477 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_accesses::total 128951477 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.SoftPFReq_accesses::cpu.data 3803 # number of SoftPFReq accesses(hits+misses)
|
|
system.cpu.dcache.SoftPFReq_accesses::total 3803 # number of SoftPFReq accesses(hits+misses)
|
|
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5740 # number of LoadLockedReq accesses(hits+misses)
|
|
system.cpu.dcache.LoadLockedReq_accesses::total 5740 # number of LoadLockedReq accesses(hits+misses)
|
|
system.cpu.dcache.StoreCondReq_accesses::cpu.data 5739 # number of StoreCondReq accesses(hits+misses)
|
|
system.cpu.dcache.StoreCondReq_accesses::total 5739 # number of StoreCondReq accesses(hits+misses)
|
|
system.cpu.dcache.demand_accesses::cpu.data 418279593 # number of demand (read+write) accesses
|
|
system.cpu.dcache.demand_accesses::total 418279593 # number of demand (read+write) accesses
|
|
system.cpu.dcache.overall_accesses::cpu.data 418283396 # number of overall (read+write) accesses
|
|
system.cpu.dcache.overall_accesses::total 418283396 # number of overall (read+write) accesses
|
|
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.010488 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_miss_rate::total 0.010488 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.008094 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_miss_rate::total 0.008094 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.169866 # miss rate for SoftPFReq accesses
|
|
system.cpu.dcache.SoftPFReq_miss_rate::total 0.169866 # miss rate for SoftPFReq accesses
|
|
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000523 # miss rate for LoadLockedReq accesses
|
|
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000523 # miss rate for LoadLockedReq accesses
|
|
system.cpu.dcache.demand_miss_rate::cpu.data 0.009750 # miss rate for demand accesses
|
|
system.cpu.dcache.demand_miss_rate::total 0.009750 # miss rate for demand accesses
|
|
system.cpu.dcache.overall_miss_rate::cpu.data 0.009752 # miss rate for overall accesses
|
|
system.cpu.dcache.overall_miss_rate::total 0.009752 # miss rate for overall accesses
|
|
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11610.715168 # average ReadReq miss latency
|
|
system.cpu.dcache.ReadReq_avg_miss_latency::total 11610.715168 # average ReadReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 9493.442396 # average WriteReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_miss_latency::total 9493.442396 # average WriteReq miss latency
|
|
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 62666.666667 # average LoadLockedReq miss latency
|
|
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62666.666667 # average LoadLockedReq miss latency
|
|
system.cpu.dcache.demand_avg_miss_latency::cpu.data 11068.834844 # average overall miss latency
|
|
system.cpu.dcache.demand_avg_miss_latency::total 11068.834844 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_miss_latency::cpu.data 11067.081827 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_miss_latency::total 11067.081827 # average overall miss latency
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked_cycles::no_targets 326278 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_targets 4869 # number of cycles access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets 67.011296 # average number of cycles each access was blocked
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.dcache.writebacks::writebacks 735190 # number of writebacks
|
|
system.cpu.dcache.writebacks::total 735190 # number of writebacks
|
|
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 999322 # number of ReadReq MSHR hits
|
|
system.cpu.dcache.ReadReq_mshr_hits::total 999322 # number of ReadReq MSHR hits
|
|
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 322910 # number of WriteReq MSHR hits
|
|
system.cpu.dcache.WriteReq_mshr_hits::total 322910 # number of WriteReq MSHR hits
|
|
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits
|
|
system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits
|
|
system.cpu.dcache.demand_mshr_hits::cpu.data 1322232 # number of demand (read+write) MSHR hits
|
|
system.cpu.dcache.demand_mshr_hits::total 1322232 # number of demand (read+write) MSHR hits
|
|
system.cpu.dcache.overall_mshr_hits::cpu.data 1322232 # number of overall MSHR hits
|
|
system.cpu.dcache.overall_mshr_hits::total 1322232 # number of overall MSHR hits
|
|
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 2035208 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.ReadReq_mshr_misses::total 2035208 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 720863 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.WriteReq_mshr_misses::total 720863 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 641 # number of SoftPFReq MSHR misses
|
|
system.cpu.dcache.SoftPFReq_mshr_misses::total 641 # number of SoftPFReq MSHR misses
|
|
system.cpu.dcache.demand_mshr_misses::cpu.data 2756071 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.demand_mshr_misses::total 2756071 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.overall_mshr_misses::cpu.data 2756712 # number of overall MSHR misses
|
|
system.cpu.dcache.overall_mshr_misses::total 2756712 # number of overall MSHR misses
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24098858500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency::total 24098858500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5945182850 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5945182850 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 6199500 # number of SoftPFReq MSHR miss cycles
|
|
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 6199500 # number of SoftPFReq MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 30044041350 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_latency::total 30044041350 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 30050240850 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_latency::total 30050240850 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.007034 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.007034 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005590 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005590 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.168551 # mshr miss rate for SoftPFReq accesses
|
|
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.168551 # mshr miss rate for SoftPFReq accesses
|
|
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006589 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.demand_mshr_miss_rate::total 0.006589 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006591 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.overall_mshr_miss_rate::total 0.006591 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11840.980627 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11840.980627 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8247.313082 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8247.313082 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 9671.606864 # average SoftPFReq mshr miss latency
|
|
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 9671.606864 # average SoftPFReq mshr miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 10901.040412 # average overall mshr miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10901.040412 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 10900.754540 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10900.754540 # average overall mshr miss latency
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.icache.tags.replacements 5169094 # number of replacements
|
|
system.cpu.icache.tags.tagsinuse 511.159465 # Cycle average of tags in use
|
|
system.cpu.icache.tags.total_refs 365531814 # Total number of references to valid blocks.
|
|
system.cpu.icache.tags.sampled_refs 5169604 # Sample count of references to valid blocks.
|
|
system.cpu.icache.tags.avg_refs 70.707894 # Average number of references to valid blocks.
|
|
system.cpu.icache.tags.warmup_cycle 246618500 # Cycle when the warmup percentage was hit.
|
|
system.cpu.icache.tags.occ_blocks::cpu.inst 511.159465 # Average occupied blocks per requestor
|
|
system.cpu.icache.tags.occ_percent::cpu.inst 0.998358 # Average percentage of cache occupancy
|
|
system.cpu.icache.tags.occ_percent::total 0.998358 # Average percentage of cache occupancy
|
|
system.cpu.icache.tags.occ_task_id_blocks::1024 510 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::0 62 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::1 119 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::4 327 # Occupied blocks per task id
|
|
system.cpu.icache.tags.occ_task_id_percent::1024 0.996094 # Percentage of cache occupancy per task id
|
|
system.cpu.icache.tags.tag_accesses 746581864 # Number of tag accesses
|
|
system.cpu.icache.tags.data_accesses 746581864 # Number of data accesses
|
|
system.cpu.icache.ReadReq_hits::cpu.inst 365531869 # number of ReadReq hits
|
|
system.cpu.icache.ReadReq_hits::total 365531869 # number of ReadReq hits
|
|
system.cpu.icache.demand_hits::cpu.inst 365531869 # number of demand (read+write) hits
|
|
system.cpu.icache.demand_hits::total 365531869 # number of demand (read+write) hits
|
|
system.cpu.icache.overall_hits::cpu.inst 365531869 # number of overall hits
|
|
system.cpu.icache.overall_hits::total 365531869 # number of overall hits
|
|
system.cpu.icache.ReadReq_misses::cpu.inst 5174253 # number of ReadReq misses
|
|
system.cpu.icache.ReadReq_misses::total 5174253 # number of ReadReq misses
|
|
system.cpu.icache.demand_misses::cpu.inst 5174253 # number of demand (read+write) misses
|
|
system.cpu.icache.demand_misses::total 5174253 # number of demand (read+write) misses
|
|
system.cpu.icache.overall_misses::cpu.inst 5174253 # number of overall misses
|
|
system.cpu.icache.overall_misses::total 5174253 # number of overall misses
|
|
system.cpu.icache.ReadReq_miss_latency::cpu.inst 41642635922 # number of ReadReq miss cycles
|
|
system.cpu.icache.ReadReq_miss_latency::total 41642635922 # number of ReadReq miss cycles
|
|
system.cpu.icache.demand_miss_latency::cpu.inst 41642635922 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.demand_miss_latency::total 41642635922 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.overall_miss_latency::cpu.inst 41642635922 # number of overall miss cycles
|
|
system.cpu.icache.overall_miss_latency::total 41642635922 # number of overall miss cycles
|
|
system.cpu.icache.ReadReq_accesses::cpu.inst 370706122 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.ReadReq_accesses::total 370706122 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.demand_accesses::cpu.inst 370706122 # number of demand (read+write) accesses
|
|
system.cpu.icache.demand_accesses::total 370706122 # number of demand (read+write) accesses
|
|
system.cpu.icache.overall_accesses::cpu.inst 370706122 # number of overall (read+write) accesses
|
|
system.cpu.icache.overall_accesses::total 370706122 # number of overall (read+write) accesses
|
|
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.013958 # miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_miss_rate::total 0.013958 # miss rate for ReadReq accesses
|
|
system.cpu.icache.demand_miss_rate::cpu.inst 0.013958 # miss rate for demand accesses
|
|
system.cpu.icache.demand_miss_rate::total 0.013958 # miss rate for demand accesses
|
|
system.cpu.icache.overall_miss_rate::cpu.inst 0.013958 # miss rate for overall accesses
|
|
system.cpu.icache.overall_miss_rate::total 0.013958 # miss rate for overall accesses
|
|
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 8048.047887 # average ReadReq miss latency
|
|
system.cpu.icache.ReadReq_avg_miss_latency::total 8048.047887 # average ReadReq miss latency
|
|
system.cpu.icache.demand_avg_miss_latency::cpu.inst 8048.047887 # average overall miss latency
|
|
system.cpu.icache.demand_avg_miss_latency::total 8048.047887 # average overall miss latency
|
|
system.cpu.icache.overall_avg_miss_latency::cpu.inst 8048.047887 # average overall miss latency
|
|
system.cpu.icache.overall_avg_miss_latency::total 8048.047887 # average overall miss latency
|
|
system.cpu.icache.blocked_cycles::no_mshrs 80330 # number of cycles access was blocked
|
|
system.cpu.icache.blocked_cycles::no_targets 136 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_mshrs 3828 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_targets 5 # number of cycles access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs 20.984848 # average number of cycles each access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_targets 27.200000 # average number of cycles each access was blocked
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 4632 # number of ReadReq MSHR hits
|
|
system.cpu.icache.ReadReq_mshr_hits::total 4632 # number of ReadReq MSHR hits
|
|
system.cpu.icache.demand_mshr_hits::cpu.inst 4632 # number of demand (read+write) MSHR hits
|
|
system.cpu.icache.demand_mshr_hits::total 4632 # number of demand (read+write) MSHR hits
|
|
system.cpu.icache.overall_mshr_hits::cpu.inst 4632 # number of overall MSHR hits
|
|
system.cpu.icache.overall_mshr_hits::total 4632 # number of overall MSHR hits
|
|
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 5169621 # number of ReadReq MSHR misses
|
|
system.cpu.icache.ReadReq_mshr_misses::total 5169621 # number of ReadReq MSHR misses
|
|
system.cpu.icache.demand_mshr_misses::cpu.inst 5169621 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.demand_mshr_misses::total 5169621 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.overall_mshr_misses::cpu.inst 5169621 # number of overall MSHR misses
|
|
system.cpu.icache.overall_mshr_misses::total 5169621 # number of overall MSHR misses
|
|
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 39011263436 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_latency::total 39011263436 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 39011263436 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_latency::total 39011263436 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 39011263436 # number of overall MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_latency::total 39011263436 # number of overall MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.013945 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.013945 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.013945 # mshr miss rate for demand accesses
|
|
system.cpu.icache.demand_mshr_miss_rate::total 0.013945 # mshr miss rate for demand accesses
|
|
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.013945 # mshr miss rate for overall accesses
|
|
system.cpu.icache.overall_mshr_miss_rate::total 0.013945 # mshr miss rate for overall accesses
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 7546.252121 # average ReadReq mshr miss latency
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 7546.252121 # average ReadReq mshr miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 7546.252121 # average overall mshr miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency::total 7546.252121 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 7546.252121 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency::total 7546.252121 # average overall mshr miss latency
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.l2cache.prefetcher.num_hwpf_issued 1349196 # number of hwpf issued
|
|
system.cpu.l2cache.prefetcher.pfIdentified 1355261 # number of prefetch candidates identified
|
|
system.cpu.l2cache.prefetcher.pfBufferHit 5306 # number of redundant prefetches already in prefetch queue
|
|
system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped
|
|
system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size
|
|
system.cpu.l2cache.prefetcher.pfSpanPage 4789987 # number of prefetches not generated due to page crossing
|
|
system.cpu.l2cache.tags.replacements 299157 # number of replacements
|
|
system.cpu.l2cache.tags.tagsinuse 16361.680261 # Cycle average of tags in use
|
|
system.cpu.l2cache.tags.total_refs 14361629 # Total number of references to valid blocks.
|
|
system.cpu.l2cache.tags.sampled_refs 315521 # Sample count of references to valid blocks.
|
|
system.cpu.l2cache.tags.avg_refs 45.517189 # Average number of references to valid blocks.
|
|
system.cpu.l2cache.tags.warmup_cycle 13425317000 # Cycle when the warmup percentage was hit.
|
|
system.cpu.l2cache.tags.occ_blocks::writebacks 727.702373 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.tags.occ_blocks::cpu.inst 130.736374 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.tags.occ_blocks::cpu.data 8790.707540 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 6712.533973 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.tags.occ_percent::writebacks 0.044415 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.007980 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_percent::cpu.data 0.536542 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.409701 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_percent::total 0.998638 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_task_id_blocks::1022 6576 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.occ_task_id_blocks::1024 9788 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1022::1 12 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1022::2 152 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1022::3 1456 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1022::4 4956 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 94 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 167 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 226 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2112 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 7189 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.occ_task_id_percent::1022 0.401367 # Percentage of cache occupancy per task id
|
|
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.597412 # Percentage of cache occupancy per task id
|
|
system.cpu.l2cache.tags.tag_accesses 244356801 # Number of tag accesses
|
|
system.cpu.l2cache.tags.data_accesses 244356801 # Number of data accesses
|
|
system.cpu.l2cache.Writeback_hits::writebacks 735190 # number of Writeback hits
|
|
system.cpu.l2cache.Writeback_hits::total 735190 # number of Writeback hits
|
|
system.cpu.l2cache.ReadExReq_hits::cpu.data 718237 # number of ReadExReq hits
|
|
system.cpu.l2cache.ReadExReq_hits::total 718237 # number of ReadExReq hits
|
|
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 5166046 # number of ReadCleanReq hits
|
|
system.cpu.l2cache.ReadCleanReq_hits::total 5166046 # number of ReadCleanReq hits
|
|
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1926561 # number of ReadSharedReq hits
|
|
system.cpu.l2cache.ReadSharedReq_hits::total 1926561 # number of ReadSharedReq hits
|
|
system.cpu.l2cache.demand_hits::cpu.inst 5166046 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_hits::cpu.data 2644798 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_hits::total 7810844 # number of demand (read+write) hits
|
|
system.cpu.l2cache.overall_hits::cpu.inst 5166046 # number of overall hits
|
|
system.cpu.l2cache.overall_hits::cpu.data 2644798 # number of overall hits
|
|
system.cpu.l2cache.overall_hits::total 7810844 # number of overall hits
|
|
system.cpu.l2cache.UpgradeReq_misses::cpu.data 16 # number of UpgradeReq misses
|
|
system.cpu.l2cache.UpgradeReq_misses::total 16 # number of UpgradeReq misses
|
|
system.cpu.l2cache.ReadExReq_misses::cpu.data 2610 # number of ReadExReq misses
|
|
system.cpu.l2cache.ReadExReq_misses::total 2610 # number of ReadExReq misses
|
|
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3560 # number of ReadCleanReq misses
|
|
system.cpu.l2cache.ReadCleanReq_misses::total 3560 # number of ReadCleanReq misses
|
|
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 109288 # number of ReadSharedReq misses
|
|
system.cpu.l2cache.ReadSharedReq_misses::total 109288 # number of ReadSharedReq misses
|
|
system.cpu.l2cache.demand_misses::cpu.inst 3560 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_misses::cpu.data 111898 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_misses::total 115458 # number of demand (read+write) misses
|
|
system.cpu.l2cache.overall_misses::cpu.inst 3560 # number of overall misses
|
|
system.cpu.l2cache.overall_misses::cpu.data 111898 # number of overall misses
|
|
system.cpu.l2cache.overall_misses::total 115458 # number of overall misses
|
|
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 23000 # number of UpgradeReq miss cycles
|
|
system.cpu.l2cache.UpgradeReq_miss_latency::total 23000 # number of UpgradeReq miss cycles
|
|
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 191923500 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.ReadExReq_miss_latency::total 191923500 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 262140500 # number of ReadCleanReq miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_miss_latency::total 262140500 # number of ReadCleanReq miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 8522681500 # number of ReadSharedReq miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_miss_latency::total 8522681500 # number of ReadSharedReq miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::cpu.inst 262140500 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::cpu.data 8714605000 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::total 8976745500 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::cpu.inst 262140500 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::cpu.data 8714605000 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::total 8976745500 # number of overall miss cycles
|
|
system.cpu.l2cache.Writeback_accesses::writebacks 735190 # number of Writeback accesses(hits+misses)
|
|
system.cpu.l2cache.Writeback_accesses::total 735190 # number of Writeback accesses(hits+misses)
|
|
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 16 # number of UpgradeReq accesses(hits+misses)
|
|
system.cpu.l2cache.UpgradeReq_accesses::total 16 # number of UpgradeReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_accesses::cpu.data 720847 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_accesses::total 720847 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 5169606 # number of ReadCleanReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadCleanReq_accesses::total 5169606 # number of ReadCleanReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 2035849 # number of ReadSharedReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadSharedReq_accesses::total 2035849 # number of ReadSharedReq accesses(hits+misses)
|
|
system.cpu.l2cache.demand_accesses::cpu.inst 5169606 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_accesses::cpu.data 2756696 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_accesses::total 7926302 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::cpu.inst 5169606 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::cpu.data 2756696 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::total 7926302 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses
|
|
system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses
|
|
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.003621 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_miss_rate::total 0.003621 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.000689 # miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.000689 # miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.053682 # miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.053682 # miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.000689 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_miss_rate::cpu.data 0.040591 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_miss_rate::total 0.014566 # miss rate for demand accesses
|
|
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.000689 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_miss_rate::cpu.data 0.040591 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_miss_rate::total 0.014566 # miss rate for overall accesses
|
|
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 1437.500000 # average UpgradeReq miss latency
|
|
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 1437.500000 # average UpgradeReq miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73533.908046 # average ReadExReq miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73533.908046 # average ReadExReq miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 73634.971910 # average ReadCleanReq miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 73634.971910 # average ReadCleanReq miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77983.689884 # average ReadSharedReq miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77983.689884 # average ReadSharedReq miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73634.971910 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77879.899551 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::total 77749.012628 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73634.971910 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77879.899551 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::total 77749.012628 # average overall miss latency
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.l2cache.writebacks::writebacks 66338 # number of writebacks
|
|
system.cpu.l2cache.writebacks::total 66338 # number of writebacks
|
|
system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 1216 # number of ReadExReq MSHR hits
|
|
system.cpu.l2cache.ReadExReq_mshr_hits::total 1216 # number of ReadExReq MSHR hits
|
|
system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 13 # number of ReadCleanReq MSHR hits
|
|
system.cpu.l2cache.ReadCleanReq_mshr_hits::total 13 # number of ReadCleanReq MSHR hits
|
|
system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 1112 # number of ReadSharedReq MSHR hits
|
|
system.cpu.l2cache.ReadSharedReq_mshr_hits::total 1112 # number of ReadSharedReq MSHR hits
|
|
system.cpu.l2cache.demand_mshr_hits::cpu.inst 13 # number of demand (read+write) MSHR hits
|
|
system.cpu.l2cache.demand_mshr_hits::cpu.data 2328 # number of demand (read+write) MSHR hits
|
|
system.cpu.l2cache.demand_mshr_hits::total 2341 # number of demand (read+write) MSHR hits
|
|
system.cpu.l2cache.overall_mshr_hits::cpu.inst 13 # number of overall MSHR hits
|
|
system.cpu.l2cache.overall_mshr_hits::cpu.data 2328 # number of overall MSHR hits
|
|
system.cpu.l2cache.overall_mshr_hits::total 2341 # number of overall MSHR hits
|
|
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 8918 # number of CleanEvict MSHR misses
|
|
system.cpu.l2cache.CleanEvict_mshr_misses::total 8918 # number of CleanEvict MSHR misses
|
|
system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 202421 # number of HardPFReq MSHR misses
|
|
system.cpu.l2cache.HardPFReq_mshr_misses::total 202421 # number of HardPFReq MSHR misses
|
|
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 16 # number of UpgradeReq MSHR misses
|
|
system.cpu.l2cache.UpgradeReq_mshr_misses::total 16 # number of UpgradeReq MSHR misses
|
|
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1394 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.ReadExReq_mshr_misses::total 1394 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3547 # number of ReadCleanReq MSHR misses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3547 # number of ReadCleanReq MSHR misses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 108176 # number of ReadSharedReq MSHR misses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 108176 # number of ReadSharedReq MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3547 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::cpu.data 109570 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::total 113117 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3547 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.data 109570 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 202421 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::total 315538 # number of overall MSHR misses
|
|
system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 17045778133 # number of HardPFReq MSHR miss cycles
|
|
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 17045778133 # number of HardPFReq MSHR miss cycles
|
|
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 268500 # number of UpgradeReq MSHR miss cycles
|
|
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 268500 # number of UpgradeReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 123342500 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 123342500 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 239801000 # number of ReadCleanReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 239801000 # number of ReadCleanReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 7820358000 # number of ReadSharedReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 7820358000 # number of ReadSharedReq MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 239801000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7943700500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::total 8183501500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 239801000 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7943700500 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 17045778133 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::total 25229279633 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
|
|
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
|
|
system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses
|
|
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses
|
|
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses
|
|
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.001934 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.001934 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.000686 # mshr miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.000686 # mshr miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.053136 # mshr miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.053136 # mshr miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.000686 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.039747 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::total 0.014271 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.000686 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.039747 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::total 0.039809 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 84209.534253 # average HardPFReq mshr miss latency
|
|
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 84209.534253 # average HardPFReq mshr miss latency
|
|
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 16781.250000 # average UpgradeReq mshr miss latency
|
|
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16781.250000 # average UpgradeReq mshr miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 88480.989957 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 88480.989957 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67606.709896 # average ReadCleanReq mshr miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67606.709896 # average ReadCleanReq mshr miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72292.911552 # average ReadSharedReq mshr miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72292.911552 # average ReadSharedReq mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67606.709896 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 72498.863740 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72345.460894 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67606.709896 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 72498.863740 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 84209.534253 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 79956.390777 # average overall mshr miss latency
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.toL2Bus.trans_dist::ReadResp 7205469 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::Writeback 801528 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::CleanEvict 6778838 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::HardPFReq 266094 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::UpgradeReq 16 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::UpgradeResp 16 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadExReq 720847 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadExResp 720847 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadCleanReq 5169621 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadSharedReq 2035849 # Transaction distribution
|
|
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 15507443 # Packet count per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7626416 # Packet count per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_count::total 23133859 # Packet count per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 330854720 # Cumulative packet size per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 223480704 # Cumulative packet size per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_size::total 554335424 # Cumulative packet size per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.snoops 565266 # Total snoops (count)
|
|
system.cpu.toL2Bus.snoop_fanout::samples 16416862 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::mean 1.034431 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::stdev 0.182334 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::1 15851611 96.56% 96.56% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::2 565251 3.44% 100.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::total 16416862 # Request fanout histogram
|
|
system.cpu.toL2Bus.reqLayer0.occupancy 8660995500 # Layer occupancy (ticks)
|
|
system.cpu.toL2Bus.reqLayer0.utilization 2.1 # Layer utilization (%)
|
|
system.cpu.toL2Bus.respLayer0.occupancy 7754456946 # Layer occupancy (ticks)
|
|
system.cpu.toL2Bus.respLayer0.utilization 1.9 # Layer utilization (%)
|
|
system.cpu.toL2Bus.respLayer1.occupancy 4135063976 # Layer occupancy (ticks)
|
|
system.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%)
|
|
system.membus.trans_dist::ReadResp 314068 # Transaction distribution
|
|
system.membus.trans_dist::Writeback 66338 # Transaction distribution
|
|
system.membus.trans_dist::CleanEvict 232219 # Transaction distribution
|
|
system.membus.trans_dist::UpgradeReq 16 # Transaction distribution
|
|
system.membus.trans_dist::UpgradeResp 16 # Transaction distribution
|
|
system.membus.trans_dist::ReadExReq 1394 # Transaction distribution
|
|
system.membus.trans_dist::ReadExResp 1394 # Transaction distribution
|
|
system.membus.trans_dist::ReadSharedReq 314068 # Transaction distribution
|
|
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 929513 # Packet count per connected master and slave (bytes)
|
|
system.membus.pkt_count::total 929513 # Packet count per connected master and slave (bytes)
|
|
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 24435200 # Cumulative packet size per connected master and slave (bytes)
|
|
system.membus.pkt_size::total 24435200 # Cumulative packet size per connected master and slave (bytes)
|
|
system.membus.snoops 0 # Total snoops (count)
|
|
system.membus.snoop_fanout::samples 614035 # Request fanout histogram
|
|
system.membus.snoop_fanout::mean 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::0 614035 100.00% 100.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::total 614035 # Request fanout histogram
|
|
system.membus.reqLayer0.occupancy 967133123 # Layer occupancy (ticks)
|
|
system.membus.reqLayer0.utilization 0.2 # Layer utilization (%)
|
|
system.membus.respLayer1.occupancy 1648308021 # Layer occupancy (ticks)
|
|
system.membus.respLayer1.utilization 0.4 # Layer utilization (%)
|
|
|
|
---------- End Simulation Statistics ----------
|