gem5/configs/common
Andreas Hansson 2208ea049f MEM: Make the bus bridge unidirectional and fixed address range
This patch makes the bus bridge uni-directional and specialises the
bus ports to be a master port and a slave port. This greatly
simplifies the assumptions on both sides as either port only has to
deal with requests or responses. The following patches introduce the
notion of master and slave ports, and would not be possible without
this split of responsibilities.

In making the bridge unidirectional, the address range mechanism of
the bridge is also changed. For the cases where communication is
taking place both ways, an additional bridge is needed. This causes
issues with the existing mechanism, as the busses cannot determine
when to stop iterating the address updates from the two bridges. To
avoid this issue, and also greatly simplify the specification, the
bridge now has a fixed set of address ranges, specified at creation
time.
2012-01-17 12:55:09 -06:00
..
Benchmarks.py ARM: Update config files for Android/BBench images available on website. 2011-12-15 00:43:35 -05:00
CacheConfig.py configs: cache: add cache line size option 2011-02-23 14:26:55 -05:00
Caches.py O3: Remove hardcoded tgts_per_mshr in O3CPU.py. 2011-12-01 00:15:22 -08:00
cpu2000.py cpu2000: Add missing art benchmark to all 2012-01-09 18:08:20 -06:00
FSConfig.py MEM: Make the bus bridge unidirectional and fixed address range 2012-01-17 12:55:09 -06:00
Options.py Config: Add support for restoring using a timing CPU 2012-01-11 13:50:18 -06:00
Simulation.py Config: Add support for restoring using a timing CPU 2012-01-11 13:50:18 -06:00
SysPaths.py make rcS files read from the m5 source directory, not /dist. 2006-11-08 14:10:25 -05:00