sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
gem5/util/cpt_upgraders
History
Mohammad Alian e5b7b6780f dist, dev: Fixed the packet ordering in etherswitch 
This patch fixes the order that packets gets pushed into the output fifo
of etherswitch. If two packets arrive at the same tick to the etherswitch,
we sort and push them based on their source port id.
In dist-gem5 simulations, if there is no ordering inforced while two
packets arrive at the same tick, it can lead to non-deterministic simulations

Committed by Jason Lowe-Power <power.jg@gmail.com>
2016-06-08 09:12:41 -05:00
..
arm-ccregs.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
arm-contextidr-el2.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
arm-gem5-gic-ext.py dev, arm: Add gem5 extensions to support more than 8 cores 2015-09-18 16:49:28 +01:00
arm-hdlcd-upgrade.py dev, arm: Rewrite the HDLCD controller 2015-09-11 15:55:46 +01:00
arm-miscreg-teehbr.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
armv8.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
cpu-pid.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
dvfs-perflevel.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
etherswitch.py dist, dev: Fixed the packet ordering in etherswitch 2016-06-08 09:12:41 -05:00
ide-dma-abort.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
isa-is-simobject.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
memory-per-range.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
multiple-event-queues.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
process-fdmap-rename.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
remove-arm-cpsr-mode-miscreg.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
ruby-block-size-bytes.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00
smt-interrupts.py isa,cpu: Add support for FS SMT Interrupts 2015-09-30 11:14:19 -05:00
x86-add-tlb.py sim: tag-based checkpoint versioning 2015-09-02 15:23:30 -05:00