sanchayanmaity
/
gem5
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
gem5/build_opts/RISCV

4 lines
107 B
Plaintext
Raw Blame History

TARGET_ISA = 'riscv'
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,MinorCPU,O3CPU'
PROTOCOL = 'MI_example'
Reference in New Issue View Git Blame Copy Permalink