10b70d5452
This patch updates the stats to reflect the changes in the L2 MSHRs, as the latter are now uniform across the regressions.
846 lines
96 KiB
Plaintext
846 lines
96 KiB
Plaintext
|
|
---------- Begin Simulation Statistics ----------
|
|
sim_seconds 0.676099 # Number of seconds simulated
|
|
sim_ticks 676099363500 # Number of ticks simulated
|
|
final_tick 676099363500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
host_inst_rate 178127 # Simulator instruction rate (inst/s)
|
|
host_op_rate 178127 # Simulator op (including micro ops) rate (op/s)
|
|
host_tick_rate 69371375 # Simulator tick rate (ticks/s)
|
|
host_mem_usage 459324 # Number of bytes of host memory used
|
|
host_seconds 9746.09 # Real time elapsed on the host
|
|
sim_insts 1736043781 # Number of instructions simulated
|
|
sim_ops 1736043781 # Number of ops (including micro ops) simulated
|
|
system.physmem.bytes_read::cpu.inst 61568 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::cpu.data 125805120 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::total 125866688 # Number of bytes read from this memory
|
|
system.physmem.bytes_inst_read::cpu.inst 61568 # Number of instructions bytes read from this memory
|
|
system.physmem.bytes_inst_read::total 61568 # Number of instructions bytes read from this memory
|
|
system.physmem.bytes_written::writebacks 65265216 # Number of bytes written to this memory
|
|
system.physmem.bytes_written::total 65265216 # Number of bytes written to this memory
|
|
system.physmem.num_reads::cpu.inst 962 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::cpu.data 1965705 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::total 1966667 # Number of read requests responded to by this memory
|
|
system.physmem.num_writes::writebacks 1019769 # Number of write requests responded to by this memory
|
|
system.physmem.num_writes::total 1019769 # Number of write requests responded to by this memory
|
|
system.physmem.bw_read::cpu.inst 91064 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::cpu.data 186074898 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::total 186165961 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::cpu.inst 91064 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::total 91064 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_write::writebacks 96531989 # Write bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_write::total 96531989 # Write bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_total::writebacks 96531989 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.inst 91064 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.data 186074898 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::total 282697950 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.readReqs 1966667 # Total number of read requests seen
|
|
system.physmem.writeReqs 1019769 # Total number of write requests seen
|
|
system.physmem.cpureqs 2986436 # Reqs generatd by CPU via cache - shady
|
|
system.physmem.bytesRead 125866688 # Total number of bytes read from memory
|
|
system.physmem.bytesWritten 65265216 # Total number of bytes written to memory
|
|
system.physmem.bytesConsumedRd 125866688 # bytesRead derated as per pkt->getSize()
|
|
system.physmem.bytesConsumedWr 65265216 # bytesWritten derated as per pkt->getSize()
|
|
system.physmem.servicedByWrQ 625 # Number of read reqs serviced by write Q
|
|
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
|
|
system.physmem.perBankRdReqs::0 123034 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::1 123551 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::2 123227 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::3 121682 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::4 123042 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::5 122572 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::6 124906 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::7 123907 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::8 121965 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::9 122878 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::10 123012 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::11 120476 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::12 120832 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::13 122358 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::14 124956 # Track reads on a per bank basis
|
|
system.physmem.perBankRdReqs::15 123644 # Track reads on a per bank basis
|
|
system.physmem.perBankWrReqs::0 63285 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::1 63494 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::2 63931 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::3 63515 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::4 63255 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::5 62796 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::6 63501 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::7 63537 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::8 62612 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::9 63480 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::10 64069 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::11 63419 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::12 64057 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::13 64815 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::14 65441 # Track writes on a per bank basis
|
|
system.physmem.perBankWrReqs::15 64562 # Track writes on a per bank basis
|
|
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
|
|
system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
|
|
system.physmem.totGap 676099295000 # Total gap between requests
|
|
system.physmem.readPktSize::0 0 # Categorize read packet sizes
|
|
system.physmem.readPktSize::1 0 # Categorize read packet sizes
|
|
system.physmem.readPktSize::2 0 # Categorize read packet sizes
|
|
system.physmem.readPktSize::3 0 # Categorize read packet sizes
|
|
system.physmem.readPktSize::4 0 # Categorize read packet sizes
|
|
system.physmem.readPktSize::5 0 # Categorize read packet sizes
|
|
system.physmem.readPktSize::6 1966667 # Categorize read packet sizes
|
|
system.physmem.readPktSize::7 0 # Categorize read packet sizes
|
|
system.physmem.readPktSize::8 0 # Categorize read packet sizes
|
|
system.physmem.writePktSize::0 0 # categorize write packet sizes
|
|
system.physmem.writePktSize::1 0 # categorize write packet sizes
|
|
system.physmem.writePktSize::2 0 # categorize write packet sizes
|
|
system.physmem.writePktSize::3 0 # categorize write packet sizes
|
|
system.physmem.writePktSize::4 0 # categorize write packet sizes
|
|
system.physmem.writePktSize::5 0 # categorize write packet sizes
|
|
system.physmem.writePktSize::6 1019769 # categorize write packet sizes
|
|
system.physmem.writePktSize::7 0 # categorize write packet sizes
|
|
system.physmem.writePktSize::8 0 # categorize write packet sizes
|
|
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
|
|
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
|
|
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
|
|
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
|
|
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
|
|
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
|
|
system.physmem.neitherpktsize::6 0 # categorize neither packet sizes
|
|
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
|
|
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
|
|
system.physmem.rdQLenPdf::0 1634338 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::1 235140 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::2 70255 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::3 26277 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::4 26 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::5 5 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::0 43276 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::1 44165 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::2 44311 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::3 44332 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::4 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::5 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::6 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::7 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::8 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::9 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::10 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::11 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::12 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::13 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::14 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::15 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::16 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::17 44338 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::18 44337 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::19 44337 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::20 44337 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::21 44337 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::22 44337 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::23 1062 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::24 173 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::25 27 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::26 6 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
|
|
system.physmem.totQLat 20663639504 # Total cycles spent in queuing delays
|
|
system.physmem.totMemAccLat 85829737504 # Sum of mem lat for all requests
|
|
system.physmem.totBusLat 7864168000 # Total cycles spent in databus access
|
|
system.physmem.totBankLat 57301930000 # Total cycles spent in bank access
|
|
system.physmem.avgQLat 10510.27 # Average queueing delay per request
|
|
system.physmem.avgBankLat 29145.83 # Average bank access latency per request
|
|
system.physmem.avgBusLat 4000.00 # Average bus latency per request
|
|
system.physmem.avgMemAccLat 43656.11 # Average memory access latency
|
|
system.physmem.avgRdBW 186.17 # Average achieved read bandwidth in MB/s
|
|
system.physmem.avgWrBW 96.53 # Average achieved write bandwidth in MB/s
|
|
system.physmem.avgConsumedRdBW 186.17 # Average consumed read bandwidth in MB/s
|
|
system.physmem.avgConsumedWrBW 96.53 # Average consumed write bandwidth in MB/s
|
|
system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
|
|
system.physmem.busUtil 1.77 # Data bus utilization in percentage
|
|
system.physmem.avgRdQLen 0.13 # Average read queue length over time
|
|
system.physmem.avgWrQLen 11.69 # Average write queue length over time
|
|
system.physmem.readRowHits 840809 # Number of row buffer hits during reads
|
|
system.physmem.writeRowHits 193935 # Number of row buffer hits during writes
|
|
system.physmem.readRowHitRate 42.77 # Row buffer hit rate for reads
|
|
system.physmem.writeRowHitRate 19.02 # Row buffer hit rate for writes
|
|
system.physmem.avgGap 226390.02 # Average gap between requests
|
|
system.cpu.dtb.fetch_hits 0 # ITB hits
|
|
system.cpu.dtb.fetch_misses 0 # ITB misses
|
|
system.cpu.dtb.fetch_acv 0 # ITB acv
|
|
system.cpu.dtb.fetch_accesses 0 # ITB accesses
|
|
system.cpu.dtb.read_hits 623300287 # DTB read hits
|
|
system.cpu.dtb.read_misses 11248161 # DTB read misses
|
|
system.cpu.dtb.read_acv 0 # DTB read access violations
|
|
system.cpu.dtb.read_accesses 634548448 # DTB read accesses
|
|
system.cpu.dtb.write_hits 212126260 # DTB write hits
|
|
system.cpu.dtb.write_misses 7156273 # DTB write misses
|
|
system.cpu.dtb.write_acv 0 # DTB write access violations
|
|
system.cpu.dtb.write_accesses 219282533 # DTB write accesses
|
|
system.cpu.dtb.data_hits 835426547 # DTB hits
|
|
system.cpu.dtb.data_misses 18404434 # DTB misses
|
|
system.cpu.dtb.data_acv 0 # DTB access violations
|
|
system.cpu.dtb.data_accesses 853830981 # DTB accesses
|
|
system.cpu.itb.fetch_hits 409165317 # ITB hits
|
|
system.cpu.itb.fetch_misses 53 # ITB misses
|
|
system.cpu.itb.fetch_acv 0 # ITB acv
|
|
system.cpu.itb.fetch_accesses 409165370 # ITB accesses
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
system.cpu.itb.read_acv 0 # DTB read access violations
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
system.cpu.itb.write_acv 0 # DTB write access violations
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
system.cpu.itb.data_hits 0 # DTB hits
|
|
system.cpu.itb.data_misses 0 # DTB misses
|
|
system.cpu.itb.data_acv 0 # DTB access violations
|
|
system.cpu.itb.data_accesses 0 # DTB accesses
|
|
system.cpu.workload.num_syscalls 29 # Number of system calls
|
|
system.cpu.numCycles 1352198728 # number of cpu cycles simulated
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
|
system.cpu.BPredUnit.lookups 392126599 # Number of BP lookups
|
|
system.cpu.BPredUnit.condPredicted 302845458 # Number of conditional branches predicted
|
|
system.cpu.BPredUnit.condIncorrect 19199722 # Number of conditional branches incorrect
|
|
system.cpu.BPredUnit.BTBLookups 274650283 # Number of BTB lookups
|
|
system.cpu.BPredUnit.BTBHits 270818962 # Number of BTB hits
|
|
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
|
|
system.cpu.BPredUnit.usedRAS 25776268 # Number of times the RAS was used to get a target.
|
|
system.cpu.BPredUnit.RASInCorrect 6145 # Number of incorrect RAS predictions.
|
|
system.cpu.fetch.icacheStallCycles 421462775 # Number of cycles fetch is stalled on an Icache miss
|
|
system.cpu.fetch.Insts 3238747115 # Number of instructions fetch has processed
|
|
system.cpu.fetch.Branches 392126599 # Number of branches that fetch encountered
|
|
system.cpu.fetch.predictedBranches 296595230 # Number of branches that fetch has predicted taken
|
|
system.cpu.fetch.Cycles 591261083 # Number of cycles fetch has run and was not squashing or blocked
|
|
system.cpu.fetch.SquashCycles 148936596 # Number of cycles fetch has spent squashing
|
|
system.cpu.fetch.BlockedCycles 163448952 # Number of cycles fetch has spent blocked
|
|
system.cpu.fetch.MiscStallCycles 730 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
|
|
system.cpu.fetch.PendingTrapStallCycles 1316 # Number of stall cycles due to pending traps
|
|
system.cpu.fetch.IcacheWaitRetryStallCycles 23 # Number of stall cycles due to full MSHR
|
|
system.cpu.fetch.CacheLines 409165317 # Number of cache lines fetched
|
|
system.cpu.fetch.IcacheSquashes 10196267 # Number of outstanding Icache misses that were squashed
|
|
system.cpu.fetch.rateDist::samples 1298229870 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::mean 2.494741 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::stdev 3.143526 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::0 706968787 54.46% 54.46% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::1 44358932 3.42% 57.87% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::2 22743833 1.75% 59.63% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::3 41944085 3.23% 62.86% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::4 132056857 10.17% 73.03% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::5 64435006 4.96% 77.99% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::6 41239075 3.18% 81.17% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::7 30635006 2.36% 83.53% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::8 213848289 16.47% 100.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::total 1298229870 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.branchRate 0.289992 # Number of branch fetches per cycle
|
|
system.cpu.fetch.rate 2.395171 # Number of inst fetches per cycle
|
|
system.cpu.decode.IdleCycles 455239490 # Number of cycles decode is idle
|
|
system.cpu.decode.BlockedCycles 145264666 # Number of cycles decode is blocked
|
|
system.cpu.decode.RunCycles 557656082 # Number of cycles decode is running
|
|
system.cpu.decode.UnblockCycles 18015537 # Number of cycles decode is unblocking
|
|
system.cpu.decode.SquashCycles 122054095 # Number of cycles decode is squashing
|
|
system.cpu.decode.BranchResolved 61382914 # Number of times decode resolved a branch
|
|
system.cpu.decode.BranchMispred 1012 # Number of times decode detected a branch misprediction
|
|
system.cpu.decode.DecodedInsts 3154733525 # Number of instructions handled by decode
|
|
system.cpu.decode.SquashedInsts 2110 # Number of squashed instructions handled by decode
|
|
system.cpu.rename.SquashCycles 122054095 # Number of cycles rename is squashing
|
|
system.cpu.rename.IdleCycles 478678718 # Number of cycles rename is idle
|
|
system.cpu.rename.BlockCycles 92924622 # Number of cycles rename is blocking
|
|
system.cpu.rename.serializeStallCycles 7988 # count of cycles rename stalled for serializing inst
|
|
system.cpu.rename.RunCycles 549590922 # Number of cycles rename is running
|
|
system.cpu.rename.UnblockCycles 54973525 # Number of cycles rename is unblocking
|
|
system.cpu.rename.RenamedInsts 3070816575 # Number of instructions processed by rename
|
|
system.cpu.rename.ROBFullEvents 560752 # Number of times rename has blocked due to ROB full
|
|
system.cpu.rename.IQFullEvents 1743859 # Number of times rename has blocked due to IQ full
|
|
system.cpu.rename.LSQFullEvents 49056518 # Number of times rename has blocked due to LSQ full
|
|
system.cpu.rename.RenamedOperands 2295520192 # Number of destination operands rename has renamed
|
|
system.cpu.rename.RenameLookups 3973370931 # Number of register rename lookups that rename has made
|
|
system.cpu.rename.int_rename_lookups 3971968228 # Number of integer rename lookups
|
|
system.cpu.rename.fp_rename_lookups 1402703 # Number of floating rename lookups
|
|
system.cpu.rename.CommittedMaps 1376202963 # Number of HB maps that are committed
|
|
system.cpu.rename.UndoneMaps 919317229 # Number of HB maps that are undone due to squashing
|
|
system.cpu.rename.serializingInsts 211 # count of serializing insts renamed
|
|
system.cpu.rename.tempSerializingInsts 209 # count of temporary serializing insts renamed
|
|
system.cpu.rename.skidInsts 118384405 # count of insts added to the skid buffer
|
|
system.cpu.memDep0.insertedLoads 691487195 # Number of loads inserted to the mem dependence unit.
|
|
system.cpu.memDep0.insertedStores 258255800 # Number of stores inserted to the mem dependence unit.
|
|
system.cpu.memDep0.conflictingLoads 68719353 # Number of conflicting loads.
|
|
system.cpu.memDep0.conflictingStores 37210437 # Number of conflicting stores.
|
|
system.cpu.iq.iqInstsAdded 2756294295 # Number of instructions added to the IQ (excludes non-spec)
|
|
system.cpu.iq.iqNonSpecInstsAdded 187 # Number of non-speculative instructions added to the IQ
|
|
system.cpu.iq.iqInstsIssued 2536632821 # Number of instructions issued
|
|
system.cpu.iq.iqSquashedInstsIssued 3950694 # Number of squashed instructions issued
|
|
system.cpu.iq.iqSquashedInstsExamined 1007358741 # Number of squashed instructions iterated over during squash; mainly for profiling
|
|
system.cpu.iq.iqSquashedOperandsExamined 432150244 # Number of squashed operands that are examined and possibly removed from graph
|
|
system.cpu.iq.iqSquashedNonSpecRemoved 158 # Number of squashed non-spec instructions that were removed
|
|
system.cpu.iq.issued_per_cycle::samples 1298229870 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::mean 1.953917 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::stdev 1.961710 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::0 442263739 34.07% 34.07% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::1 208903385 16.09% 50.16% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::2 191557841 14.76% 64.91% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::3 152463661 11.74% 76.66% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::4 137672348 10.60% 87.26% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::5 81203098 6.25% 93.52% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::6 63863451 4.92% 98.44% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::7 15081593 1.16% 99.60% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::8 5220754 0.40% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::total 1298229870 # Number of insts issued each cycle
|
|
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntAlu 2156518 11.37% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntMult 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntDiv 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatMult 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMult 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdShift 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::MemRead 12254343 64.62% 76.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::MemWrite 4551680 24.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntAlu 1658475044 65.38% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntMult 107 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatAdd 273 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatCmp 15 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatCvt 163 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatMult 34 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatDiv 24 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.38% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::MemRead 652209568 25.71% 91.09% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::MemWrite 225947593 8.91% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::total 2536632821 # Type of FU issued
|
|
system.cpu.iq.rate 1.875932 # Inst issue rate
|
|
system.cpu.iq.fu_busy_cnt 18962541 # FU busy when requested
|
|
system.cpu.iq.fu_busy_rate 0.007475 # FU busy rate (busy events/executed inst)
|
|
system.cpu.iq.int_inst_queue_reads 6392425036 # Number of integer instruction queue reads
|
|
system.cpu.iq.int_inst_queue_writes 3762406457 # Number of integer instruction queue writes
|
|
system.cpu.iq.int_inst_queue_wakeup_accesses 2431792022 # Number of integer instruction queue wakeup accesses
|
|
system.cpu.iq.fp_inst_queue_reads 1983711 # Number of floating instruction queue reads
|
|
system.cpu.iq.fp_inst_queue_writes 1351957 # Number of floating instruction queue writes
|
|
system.cpu.iq.fp_inst_queue_wakeup_accesses 870252 # Number of floating instruction queue wakeup accesses
|
|
system.cpu.iq.int_alu_accesses 2554620629 # Number of integer alu accesses
|
|
system.cpu.iq.fp_alu_accesses 974733 # Number of floating point alu accesses
|
|
system.cpu.iew.lsq.thread0.forwLoads 62690136 # Number of loads that had data forwarded from stores
|
|
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
|
|
system.cpu.iew.lsq.thread0.squashedLoads 246891532 # Number of loads squashed
|
|
system.cpu.iew.lsq.thread0.ignoredResponses 263108 # Number of memory responses ignored because the instruction is squashed
|
|
system.cpu.iew.lsq.thread0.memOrderViolation 106999 # Number of memory ordering violations
|
|
system.cpu.iew.lsq.thread0.squashedStores 97527298 # Number of stores squashed
|
|
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
|
|
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
|
|
system.cpu.iew.lsq.thread0.rescheduledLoads 177 # Number of loads that were rescheduled
|
|
system.cpu.iew.lsq.thread0.cacheBlocked 1449625 # Number of times an access to memory failed due to the cache being blocked
|
|
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
|
|
system.cpu.iew.iewSquashCycles 122054095 # Number of cycles IEW is squashing
|
|
system.cpu.iew.iewBlockCycles 42236040 # Number of cycles IEW is blocking
|
|
system.cpu.iew.iewUnblockCycles 1169448 # Number of cycles IEW is unblocking
|
|
system.cpu.iew.iewDispatchedInsts 2901607263 # Number of instructions dispatched to IQ
|
|
system.cpu.iew.iewDispSquashedInsts 18449890 # Number of squashed instructions skipped by dispatch
|
|
system.cpu.iew.iewDispLoadInsts 691487195 # Number of dispatched load instructions
|
|
system.cpu.iew.iewDispStoreInsts 258255800 # Number of dispatched store instructions
|
|
system.cpu.iew.iewDispNonSpecInsts 187 # Number of dispatched non-speculative instructions
|
|
system.cpu.iew.iewIQFullEvents 295034 # Number of times the IQ has become full, causing a stall
|
|
system.cpu.iew.iewLSQFullEvents 19978 # Number of times the LSQ has become full, causing a stall
|
|
system.cpu.iew.memOrderViolationEvents 106999 # Number of memory order violations
|
|
system.cpu.iew.predictedTakenIncorrect 13433299 # Number of branches that were predicted taken incorrectly
|
|
system.cpu.iew.predictedNotTakenIncorrect 8961049 # Number of branches that were predicted not taken incorrectly
|
|
system.cpu.iew.branchMispredicts 22394348 # Number of branch mispredicts detected at execute
|
|
system.cpu.iew.iewExecutedInsts 2485079596 # Number of executed instructions
|
|
system.cpu.iew.iewExecLoadInsts 634549945 # Number of load instructions executed
|
|
system.cpu.iew.iewExecSquashedInsts 51553225 # Number of squashed instructions skipped in execute
|
|
system.cpu.iew.exec_swp 0 # number of swp insts executed
|
|
system.cpu.iew.exec_nop 145312781 # number of nop insts executed
|
|
system.cpu.iew.exec_refs 853832523 # number of memory reference insts executed
|
|
system.cpu.iew.exec_branches 304694140 # Number of branches executed
|
|
system.cpu.iew.exec_stores 219282578 # Number of stores executed
|
|
system.cpu.iew.exec_rate 1.837806 # Inst execution rate
|
|
system.cpu.iew.wb_sent 2461943508 # cumulative count of insts sent to commit
|
|
system.cpu.iew.wb_count 2432662274 # cumulative count of insts written-back
|
|
system.cpu.iew.wb_producers 1394848463 # num instructions producing a value
|
|
system.cpu.iew.wb_consumers 1766930878 # num instructions consuming a value
|
|
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
|
|
system.cpu.iew.wb_rate 1.799042 # insts written-back per cycle
|
|
system.cpu.iew.wb_fanout 0.789419 # average fanout of values written-back
|
|
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
|
|
system.cpu.commit.commitSquashedInsts 860868467 # The number of squashed insts skipped by commit
|
|
system.cpu.commit.commitNonSpecStalls 29 # The number of times commit has been forced to stall to communicate backwards
|
|
system.cpu.commit.branchMispredicts 19198826 # The number of times a branch was mispredicted
|
|
system.cpu.commit.committed_per_cycle::samples 1176175775 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::mean 1.547201 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::stdev 2.484504 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::0 658247718 55.97% 55.97% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::1 175915600 14.96% 70.92% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::2 90578875 7.70% 78.62% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::3 53177308 4.52% 83.14% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::4 35329719 3.00% 86.15% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::5 23851430 2.03% 88.18% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::6 23326017 1.98% 90.16% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::7 23350140 1.99% 92.14% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::8 92398968 7.86% 100.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::total 1176175775 # Number of insts commited each cycle
|
|
system.cpu.commit.committedInsts 1819780126 # Number of instructions committed
|
|
system.cpu.commit.committedOps 1819780126 # Number of ops (including micro ops) committed
|
|
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
|
|
system.cpu.commit.refs 605324165 # Number of memory references committed
|
|
system.cpu.commit.loads 444595663 # Number of loads committed
|
|
system.cpu.commit.membars 0 # Number of memory barriers committed
|
|
system.cpu.commit.branches 214632552 # Number of branches committed
|
|
system.cpu.commit.fp_insts 805525 # Number of committed floating point instructions.
|
|
system.cpu.commit.int_insts 1718967519 # Number of committed integer instructions.
|
|
system.cpu.commit.function_calls 16767440 # Number of function calls committed.
|
|
system.cpu.commit.bw_lim_events 92398968 # number cycles where commit BW limit reached
|
|
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
|
|
system.cpu.rob.rob_reads 3678646200 # The number of ROB reads
|
|
system.cpu.rob.rob_writes 5483460601 # The number of ROB writes
|
|
system.cpu.timesIdled 829567 # Number of times that the entire CPU went into an idle state and unscheduled itself
|
|
system.cpu.idleCycles 53968858 # Total number of cycles that the CPU has spent unscheduled due to idling
|
|
system.cpu.committedInsts 1736043781 # Number of Instructions Simulated
|
|
system.cpu.committedOps 1736043781 # Number of Ops (including micro ops) Simulated
|
|
system.cpu.committedInsts_total 1736043781 # Number of Instructions Simulated
|
|
system.cpu.cpi 0.778897 # CPI: Cycles Per Instruction
|
|
system.cpu.cpi_total 0.778897 # CPI: Total CPI of All Threads
|
|
system.cpu.ipc 1.283867 # IPC: Instructions Per Cycle
|
|
system.cpu.ipc_total 1.283867 # IPC: Total IPC of All Threads
|
|
system.cpu.int_regfile_reads 3341460388 # number of integer regfile reads
|
|
system.cpu.int_regfile_writes 1950187380 # number of integer regfile writes
|
|
system.cpu.fp_regfile_reads 51936 # number of floating regfile reads
|
|
system.cpu.fp_regfile_writes 538 # number of floating regfile writes
|
|
system.cpu.misc_regfile_reads 25 # number of misc regfile reads
|
|
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
|
|
system.cpu.icache.replacements 1 # number of replacements
|
|
system.cpu.icache.tagsinuse 771.801258 # Cycle average of tags in use
|
|
system.cpu.icache.total_refs 409163812 # Total number of references to valid blocks.
|
|
system.cpu.icache.sampled_refs 962 # Sample count of references to valid blocks.
|
|
system.cpu.icache.avg_refs 425326.207900 # Average number of references to valid blocks.
|
|
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.icache.occ_blocks::cpu.inst 771.801258 # Average occupied blocks per requestor
|
|
system.cpu.icache.occ_percent::cpu.inst 0.376856 # Average percentage of cache occupancy
|
|
system.cpu.icache.occ_percent::total 0.376856 # Average percentage of cache occupancy
|
|
system.cpu.icache.ReadReq_hits::cpu.inst 409163812 # number of ReadReq hits
|
|
system.cpu.icache.ReadReq_hits::total 409163812 # number of ReadReq hits
|
|
system.cpu.icache.demand_hits::cpu.inst 409163812 # number of demand (read+write) hits
|
|
system.cpu.icache.demand_hits::total 409163812 # number of demand (read+write) hits
|
|
system.cpu.icache.overall_hits::cpu.inst 409163812 # number of overall hits
|
|
system.cpu.icache.overall_hits::total 409163812 # number of overall hits
|
|
system.cpu.icache.ReadReq_misses::cpu.inst 1504 # number of ReadReq misses
|
|
system.cpu.icache.ReadReq_misses::total 1504 # number of ReadReq misses
|
|
system.cpu.icache.demand_misses::cpu.inst 1504 # number of demand (read+write) misses
|
|
system.cpu.icache.demand_misses::total 1504 # number of demand (read+write) misses
|
|
system.cpu.icache.overall_misses::cpu.inst 1504 # number of overall misses
|
|
system.cpu.icache.overall_misses::total 1504 # number of overall misses
|
|
system.cpu.icache.ReadReq_miss_latency::cpu.inst 80548999 # number of ReadReq miss cycles
|
|
system.cpu.icache.ReadReq_miss_latency::total 80548999 # number of ReadReq miss cycles
|
|
system.cpu.icache.demand_miss_latency::cpu.inst 80548999 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.demand_miss_latency::total 80548999 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.overall_miss_latency::cpu.inst 80548999 # number of overall miss cycles
|
|
system.cpu.icache.overall_miss_latency::total 80548999 # number of overall miss cycles
|
|
system.cpu.icache.ReadReq_accesses::cpu.inst 409165316 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.ReadReq_accesses::total 409165316 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.demand_accesses::cpu.inst 409165316 # number of demand (read+write) accesses
|
|
system.cpu.icache.demand_accesses::total 409165316 # number of demand (read+write) accesses
|
|
system.cpu.icache.overall_accesses::cpu.inst 409165316 # number of overall (read+write) accesses
|
|
system.cpu.icache.overall_accesses::total 409165316 # number of overall (read+write) accesses
|
|
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
|
|
system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
|
|
system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses
|
|
system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
|
|
system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses
|
|
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53556.515293 # average ReadReq miss latency
|
|
system.cpu.icache.ReadReq_avg_miss_latency::total 53556.515293 # average ReadReq miss latency
|
|
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53556.515293 # average overall miss latency
|
|
system.cpu.icache.demand_avg_miss_latency::total 53556.515293 # average overall miss latency
|
|
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53556.515293 # average overall miss latency
|
|
system.cpu.icache.overall_avg_miss_latency::total 53556.515293 # average overall miss latency
|
|
system.cpu.icache.blocked_cycles::no_mshrs 1029 # number of cycles access was blocked
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_mshrs 7 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs 147 # average number of cycles each access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 542 # number of ReadReq MSHR hits
|
|
system.cpu.icache.ReadReq_mshr_hits::total 542 # number of ReadReq MSHR hits
|
|
system.cpu.icache.demand_mshr_hits::cpu.inst 542 # number of demand (read+write) MSHR hits
|
|
system.cpu.icache.demand_mshr_hits::total 542 # number of demand (read+write) MSHR hits
|
|
system.cpu.icache.overall_mshr_hits::cpu.inst 542 # number of overall MSHR hits
|
|
system.cpu.icache.overall_mshr_hits::total 542 # number of overall MSHR hits
|
|
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 962 # number of ReadReq MSHR misses
|
|
system.cpu.icache.ReadReq_mshr_misses::total 962 # number of ReadReq MSHR misses
|
|
system.cpu.icache.demand_mshr_misses::cpu.inst 962 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.demand_mshr_misses::total 962 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.overall_mshr_misses::cpu.inst 962 # number of overall MSHR misses
|
|
system.cpu.icache.overall_mshr_misses::total 962 # number of overall MSHR misses
|
|
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 57069999 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_latency::total 57069999 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 57069999 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_latency::total 57069999 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 57069999 # number of overall MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_latency::total 57069999 # number of overall MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
|
|
system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
|
|
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
|
|
system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59324.323285 # average ReadReq mshr miss latency
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59324.323285 # average ReadReq mshr miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59324.323285 # average overall mshr miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency::total 59324.323285 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59324.323285 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency::total 59324.323285 # average overall mshr miss latency
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.dcache.replacements 9177397 # number of replacements
|
|
system.cpu.dcache.tagsinuse 4086.580271 # Cycle average of tags in use
|
|
system.cpu.dcache.total_refs 703801568 # Total number of references to valid blocks.
|
|
system.cpu.dcache.sampled_refs 9181493 # Sample count of references to valid blocks.
|
|
system.cpu.dcache.avg_refs 76.654371 # Average number of references to valid blocks.
|
|
system.cpu.dcache.warmup_cycle 5761373000 # Cycle when the warmup percentage was hit.
|
|
system.cpu.dcache.occ_blocks::cpu.data 4086.580271 # Average occupied blocks per requestor
|
|
system.cpu.dcache.occ_percent::cpu.data 0.997700 # Average percentage of cache occupancy
|
|
system.cpu.dcache.occ_percent::total 0.997700 # Average percentage of cache occupancy
|
|
system.cpu.dcache.ReadReq_hits::cpu.data 548148518 # number of ReadReq hits
|
|
system.cpu.dcache.ReadReq_hits::total 548148518 # number of ReadReq hits
|
|
system.cpu.dcache.WriteReq_hits::cpu.data 155653046 # number of WriteReq hits
|
|
system.cpu.dcache.WriteReq_hits::total 155653046 # number of WriteReq hits
|
|
system.cpu.dcache.LoadLockedReq_hits::cpu.data 4 # number of LoadLockedReq hits
|
|
system.cpu.dcache.LoadLockedReq_hits::total 4 # number of LoadLockedReq hits
|
|
system.cpu.dcache.demand_hits::cpu.data 703801564 # number of demand (read+write) hits
|
|
system.cpu.dcache.demand_hits::total 703801564 # number of demand (read+write) hits
|
|
system.cpu.dcache.overall_hits::cpu.data 703801564 # number of overall hits
|
|
system.cpu.dcache.overall_hits::total 703801564 # number of overall hits
|
|
system.cpu.dcache.ReadReq_misses::cpu.data 11295128 # number of ReadReq misses
|
|
system.cpu.dcache.ReadReq_misses::total 11295128 # number of ReadReq misses
|
|
system.cpu.dcache.WriteReq_misses::cpu.data 5075456 # number of WriteReq misses
|
|
system.cpu.dcache.WriteReq_misses::total 5075456 # number of WriteReq misses
|
|
system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses
|
|
system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses
|
|
system.cpu.dcache.demand_misses::cpu.data 16370584 # number of demand (read+write) misses
|
|
system.cpu.dcache.demand_misses::total 16370584 # number of demand (read+write) misses
|
|
system.cpu.dcache.overall_misses::cpu.data 16370584 # number of overall misses
|
|
system.cpu.dcache.overall_misses::total 16370584 # number of overall misses
|
|
system.cpu.dcache.ReadReq_miss_latency::cpu.data 280321207500 # number of ReadReq miss cycles
|
|
system.cpu.dcache.ReadReq_miss_latency::total 280321207500 # number of ReadReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_latency::cpu.data 216815235389 # number of WriteReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_latency::total 216815235389 # number of WriteReq miss cycles
|
|
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 51500 # number of LoadLockedReq miss cycles
|
|
system.cpu.dcache.LoadLockedReq_miss_latency::total 51500 # number of LoadLockedReq miss cycles
|
|
system.cpu.dcache.demand_miss_latency::cpu.data 497136442889 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.demand_miss_latency::total 497136442889 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.overall_miss_latency::cpu.data 497136442889 # number of overall miss cycles
|
|
system.cpu.dcache.overall_miss_latency::total 497136442889 # number of overall miss cycles
|
|
system.cpu.dcache.ReadReq_accesses::cpu.data 559443646 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.ReadReq_accesses::total 559443646 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5 # number of LoadLockedReq accesses(hits+misses)
|
|
system.cpu.dcache.LoadLockedReq_accesses::total 5 # number of LoadLockedReq accesses(hits+misses)
|
|
system.cpu.dcache.demand_accesses::cpu.data 720172148 # number of demand (read+write) accesses
|
|
system.cpu.dcache.demand_accesses::total 720172148 # number of demand (read+write) accesses
|
|
system.cpu.dcache.overall_accesses::cpu.data 720172148 # number of overall (read+write) accesses
|
|
system.cpu.dcache.overall_accesses::total 720172148 # number of overall (read+write) accesses
|
|
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.020190 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_miss_rate::total 0.020190 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.031578 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_miss_rate::total 0.031578 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.200000 # miss rate for LoadLockedReq accesses
|
|
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.200000 # miss rate for LoadLockedReq accesses
|
|
system.cpu.dcache.demand_miss_rate::cpu.data 0.022731 # miss rate for demand accesses
|
|
system.cpu.dcache.demand_miss_rate::total 0.022731 # miss rate for demand accesses
|
|
system.cpu.dcache.overall_miss_rate::cpu.data 0.022731 # miss rate for overall accesses
|
|
system.cpu.dcache.overall_miss_rate::total 0.022731 # miss rate for overall accesses
|
|
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24817.886747 # average ReadReq miss latency
|
|
system.cpu.dcache.ReadReq_avg_miss_latency::total 24817.886747 # average ReadReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42718.375529 # average WriteReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_miss_latency::total 42718.375529 # average WriteReq miss latency
|
|
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 51500 # average LoadLockedReq miss latency
|
|
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 51500 # average LoadLockedReq miss latency
|
|
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30367.666962 # average overall miss latency
|
|
system.cpu.dcache.demand_avg_miss_latency::total 30367.666962 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_miss_latency::cpu.data 30367.666962 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_miss_latency::total 30367.666962 # average overall miss latency
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 10443209 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked_cycles::no_targets 5645556 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_mshrs 732857 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_targets 65131 # number of cycles access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs 14.249996 # average number of cycles each access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets 86.680014 # average number of cycles each access was blocked
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.dcache.writebacks::writebacks 3725010 # number of writebacks
|
|
system.cpu.dcache.writebacks::total 3725010 # number of writebacks
|
|
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 3997316 # number of ReadReq MSHR hits
|
|
system.cpu.dcache.ReadReq_mshr_hits::total 3997316 # number of ReadReq MSHR hits
|
|
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3191776 # number of WriteReq MSHR hits
|
|
system.cpu.dcache.WriteReq_mshr_hits::total 3191776 # number of WriteReq MSHR hits
|
|
system.cpu.dcache.demand_mshr_hits::cpu.data 7189092 # number of demand (read+write) MSHR hits
|
|
system.cpu.dcache.demand_mshr_hits::total 7189092 # number of demand (read+write) MSHR hits
|
|
system.cpu.dcache.overall_mshr_hits::cpu.data 7189092 # number of overall MSHR hits
|
|
system.cpu.dcache.overall_mshr_hits::total 7189092 # number of overall MSHR hits
|
|
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7297812 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.ReadReq_mshr_misses::total 7297812 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1883680 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.WriteReq_mshr_misses::total 1883680 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses
|
|
system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses
|
|
system.cpu.dcache.demand_mshr_misses::cpu.data 9181492 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.demand_mshr_misses::total 9181492 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.overall_mshr_misses::cpu.data 9181492 # number of overall MSHR misses
|
|
system.cpu.dcache.overall_mshr_misses::total 9181492 # number of overall MSHR misses
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 149509028500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency::total 149509028500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 65361082800 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency::total 65361082800 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 49500 # number of LoadLockedReq MSHR miss cycles
|
|
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 49500 # number of LoadLockedReq MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 214870111300 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_latency::total 214870111300 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 214870111300 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_latency::total 214870111300 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.013045 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.013045 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011720 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011720 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.200000 # mshr miss rate for LoadLockedReq accesses
|
|
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.200000 # mshr miss rate for LoadLockedReq accesses
|
|
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.012749 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.demand_mshr_miss_rate::total 0.012749 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.012749 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.overall_mshr_miss_rate::total 0.012749 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20486.829272 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20486.829272 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34698.612716 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34698.612716 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 49500 # average LoadLockedReq mshr miss latency
|
|
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49500 # average LoadLockedReq mshr miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23402.526659 # average overall mshr miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23402.526659 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23402.526659 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23402.526659 # average overall mshr miss latency
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.l2cache.replacements 1933961 # number of replacements
|
|
system.cpu.l2cache.tagsinuse 31328.043846 # Cycle average of tags in use
|
|
system.cpu.l2cache.total_refs 9059502 # Total number of references to valid blocks.
|
|
system.cpu.l2cache.sampled_refs 1963742 # Sample count of references to valid blocks.
|
|
system.cpu.l2cache.avg_refs 4.613387 # Average number of references to valid blocks.
|
|
system.cpu.l2cache.warmup_cycle 30942494502 # Cycle when the warmup percentage was hit.
|
|
system.cpu.l2cache.occ_blocks::writebacks 14698.563987 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.occ_blocks::cpu.inst 28.777983 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.occ_blocks::cpu.data 16600.701877 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.occ_percent::writebacks 0.448565 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.occ_percent::cpu.inst 0.000878 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.occ_percent::cpu.data 0.506613 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.occ_percent::total 0.956056 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.ReadReq_hits::cpu.data 6107231 # number of ReadReq hits
|
|
system.cpu.l2cache.ReadReq_hits::total 6107231 # number of ReadReq hits
|
|
system.cpu.l2cache.Writeback_hits::writebacks 3725010 # number of Writeback hits
|
|
system.cpu.l2cache.Writeback_hits::total 3725010 # number of Writeback hits
|
|
system.cpu.l2cache.ReadExReq_hits::cpu.data 1108557 # number of ReadExReq hits
|
|
system.cpu.l2cache.ReadExReq_hits::total 1108557 # number of ReadExReq hits
|
|
system.cpu.l2cache.demand_hits::cpu.data 7215788 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_hits::total 7215788 # number of demand (read+write) hits
|
|
system.cpu.l2cache.overall_hits::cpu.data 7215788 # number of overall hits
|
|
system.cpu.l2cache.overall_hits::total 7215788 # number of overall hits
|
|
system.cpu.l2cache.ReadReq_misses::cpu.inst 962 # number of ReadReq misses
|
|
system.cpu.l2cache.ReadReq_misses::cpu.data 1190572 # number of ReadReq misses
|
|
system.cpu.l2cache.ReadReq_misses::total 1191534 # number of ReadReq misses
|
|
system.cpu.l2cache.ReadExReq_misses::cpu.data 775133 # number of ReadExReq misses
|
|
system.cpu.l2cache.ReadExReq_misses::total 775133 # number of ReadExReq misses
|
|
system.cpu.l2cache.demand_misses::cpu.inst 962 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_misses::cpu.data 1965705 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_misses::total 1966667 # number of demand (read+write) misses
|
|
system.cpu.l2cache.overall_misses::cpu.inst 962 # number of overall misses
|
|
system.cpu.l2cache.overall_misses::cpu.data 1965705 # number of overall misses
|
|
system.cpu.l2cache.overall_misses::total 1966667 # number of overall misses
|
|
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 56098500 # number of ReadReq miss cycles
|
|
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 80363331500 # number of ReadReq miss cycles
|
|
system.cpu.l2cache.ReadReq_miss_latency::total 80419430000 # number of ReadReq miss cycles
|
|
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 51942474500 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.ReadExReq_miss_latency::total 51942474500 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::cpu.inst 56098500 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::cpu.data 132305806000 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::total 132361904500 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::cpu.inst 56098500 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::cpu.data 132305806000 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::total 132361904500 # number of overall miss cycles
|
|
system.cpu.l2cache.ReadReq_accesses::cpu.inst 962 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadReq_accesses::cpu.data 7297803 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadReq_accesses::total 7298765 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.l2cache.Writeback_accesses::writebacks 3725010 # number of Writeback accesses(hits+misses)
|
|
system.cpu.l2cache.Writeback_accesses::total 3725010 # number of Writeback accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1883690 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_accesses::total 1883690 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.demand_accesses::cpu.inst 962 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_accesses::cpu.data 9181493 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_accesses::total 9182455 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::cpu.inst 962 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::cpu.data 9181493 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::total 9182455 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163141 # miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_miss_rate::total 0.163251 # miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.411497 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_miss_rate::total 0.411497 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_miss_rate::cpu.data 0.214094 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_miss_rate::total 0.214177 # miss rate for demand accesses
|
|
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_miss_rate::cpu.data 0.214094 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_miss_rate::total 0.214177 # miss rate for overall accesses
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 58314.449064 # average ReadReq miss latency
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 67499.766079 # average ReadReq miss latency
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency::total 67492.350197 # average ReadReq miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 67011.047781 # average ReadExReq miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 67011.047781 # average ReadExReq miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 58314.449064 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 67307.050651 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::total 67302.651898 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 58314.449064 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 67307.050651 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::total 67302.651898 # average overall miss latency
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.l2cache.writebacks::writebacks 1019769 # number of writebacks
|
|
system.cpu.l2cache.writebacks::total 1019769 # number of writebacks
|
|
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 962 # number of ReadReq MSHR misses
|
|
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1190572 # number of ReadReq MSHR misses
|
|
system.cpu.l2cache.ReadReq_mshr_misses::total 1191534 # number of ReadReq MSHR misses
|
|
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 775133 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.ReadExReq_mshr_misses::total 775133 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::cpu.inst 962 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::cpu.data 1965705 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::total 1966667 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.inst 962 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.data 1965705 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::total 1966667 # number of overall MSHR misses
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 43990994 # number of ReadReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 65246294234 # number of ReadReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 65290285228 # number of ReadReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 42161089674 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 42161089674 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 43990994 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 107407383908 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::total 107451374902 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 43990994 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 107407383908 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::total 107451374902 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163141 # mshr miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163251 # mshr miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.411497 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.411497 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214094 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::total 0.214177 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214094 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::total 0.214177 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 45728.683992 # average ReadReq mshr miss latency
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 54802.476653 # average ReadReq mshr miss latency
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 54795.150812 # average ReadReq mshr miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54392.071650 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54392.071650 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 45728.683992 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 54640.642369 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54636.283063 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 45728.683992 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 54640.642369 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54636.283063 # average overall mshr miss latency
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
|
|
---------- End Simulation Statistics ----------
|