121 lines
3.5 KiB
C++
121 lines
3.5 KiB
C++
/*
|
|
* Copyright (c) 2007-2008 The Florida State University
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Stephen Hines
|
|
*/
|
|
|
|
#ifndef __ARCH_ARM_REGISTERS_HH__
|
|
#define __ARCH_ARM_REGISTERS_HH__
|
|
|
|
#include "arch/arm/max_inst_regs.hh"
|
|
#include "arch/arm/intregs.hh"
|
|
#include "arch/arm/miscregs.hh"
|
|
|
|
namespace ArmISA {
|
|
|
|
using ArmISAInst::MaxInstSrcRegs;
|
|
using ArmISAInst::MaxInstDestRegs;
|
|
|
|
typedef uint16_t RegIndex;
|
|
|
|
typedef uint64_t IntReg;
|
|
|
|
// floating point register file entry type
|
|
typedef uint32_t FloatRegBits;
|
|
typedef float FloatReg;
|
|
|
|
// cop-0/cop-1 system control register
|
|
typedef uint64_t MiscReg;
|
|
|
|
// Constants Related to the number of registers
|
|
const int NumIntArchRegs = NUM_ARCH_INTREGS;
|
|
// The number of single precision floating point registers
|
|
const int NumFloatArchRegs = 64;
|
|
const int NumFloatSpecialRegs = 5;
|
|
|
|
const int NumIntRegs = NUM_INTREGS;
|
|
const int NumFloatRegs = NumFloatArchRegs + NumFloatSpecialRegs;
|
|
|
|
const int NumMiscRegs = NUM_MISCREGS;
|
|
|
|
|
|
// semantically meaningful register indices
|
|
const int ReturnValueReg = 0;
|
|
const int ReturnValueReg1 = 1;
|
|
const int ReturnValueReg2 = 2;
|
|
const int ArgumentReg0 = 0;
|
|
const int ArgumentReg1 = 1;
|
|
const int ArgumentReg2 = 2;
|
|
const int ArgumentReg3 = 3;
|
|
const int FramePointerReg = 11;
|
|
const int StackPointerReg = INTREG_SP;
|
|
const int ReturnAddressReg = INTREG_LR;
|
|
const int PCReg = INTREG_PC;
|
|
|
|
const int ZeroReg = INTREG_ZERO;
|
|
|
|
const int SyscallNumReg = ReturnValueReg;
|
|
const int SyscallPseudoReturnReg = ReturnValueReg;
|
|
const int SyscallSuccessReg = ReturnValueReg;
|
|
|
|
// These help enumerate all the registers for dependence tracking.
|
|
const int FP_Base_DepTag = NumIntRegs;
|
|
const int Ctrl_Base_DepTag = FP_Base_DepTag + NumFloatRegs;
|
|
|
|
typedef union {
|
|
IntReg intreg;
|
|
FloatReg fpreg;
|
|
MiscReg ctrlreg;
|
|
} AnyReg;
|
|
|
|
enum FPControlRegNums {
|
|
FIR = NumFloatArchRegs,
|
|
FCCR,
|
|
FEXR,
|
|
FENR,
|
|
FCSR
|
|
};
|
|
|
|
enum FCSRBits {
|
|
Inexact = 1,
|
|
Underflow,
|
|
Overflow,
|
|
DivideByZero,
|
|
Invalid,
|
|
Unimplemented
|
|
};
|
|
|
|
enum FCSRFields {
|
|
Flag_Field = 1,
|
|
Enable_Field = 6,
|
|
Cause_Field = 11
|
|
};
|
|
|
|
} // namespace ArmISA
|
|
|
|
#endif
|