0e8a90f06b
This patch contains a new CPU model named `Minor'. Minor models a four
stage in-order execution pipeline (fetch lines, decompose into
macroops, decompose macroops into microops, execute).
The model was developed to support the ARM ISA but should be fixable
to support all the remaining gem5 ISAs. It currently also works for
Alpha, and regressions are included for ARM and Alpha (including Linux
boot).
Documentation for the model can be found in src/doc/inside-minor.doxygen and
its internal operations can be visualised using the Minorview tool
utils/minorview.py.
Minor was designed to be fairly simple and not to engage in a lot of
instruction annotation. As such, it currently has very few gathered
stats and may lack other gem5 features.
Minor is faster than the o3 model. Sample results:
Benchmark | Stat host_seconds (s)
---------------+--------v--------v--------
(on ARM, opt) | simple | o3 | minor
| timing | timing | timing
---------------+--------+--------+--------
10.linux-boot | 169 | 1883 | 1075
10.mcf | 117 | 967 | 491
20.parser | 668 | 6315 | 3146
30.eon | 542 | 3413 | 2414
40.perlbmk | 2339 | 20905 | 11532
50.vortex | 122 | 1094 | 588
60.bzip2 | 2045 | 18061 | 9662
70.twolf | 207 | 2736 | 1036
94 lines
2.9 KiB
Python
94 lines
2.9 KiB
Python
# -*- mode:python -*-
|
|
|
|
# Copyright (c) 2006 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Nathan Binkert
|
|
|
|
Import('*')
|
|
|
|
SimObject('BaseTLB.py')
|
|
SimObject('ClockedObject.py')
|
|
SimObject('TickedObject.py')
|
|
SimObject('Root.py')
|
|
SimObject('ClockDomain.py')
|
|
SimObject('VoltageDomain.py')
|
|
SimObject('System.py')
|
|
SimObject('DVFSHandler.py')
|
|
|
|
Source('arguments.cc')
|
|
Source('async.cc')
|
|
Source('core.cc')
|
|
Source('debug.cc')
|
|
Source('eventq.cc')
|
|
Source('global_event.cc')
|
|
Source('init.cc')
|
|
Source('main.cc', main=True, skip_lib=True)
|
|
Source('root.cc')
|
|
Source('serialize.cc')
|
|
Source('drain.cc')
|
|
Source('sim_events.cc')
|
|
Source('sim_object.cc')
|
|
Source('ticked_object.cc')
|
|
Source('simulate.cc')
|
|
Source('stat_control.cc')
|
|
Source('clock_domain.cc')
|
|
Source('voltage_domain.cc')
|
|
Source('system.cc')
|
|
Source('dvfs_handler.cc')
|
|
|
|
if env['TARGET_ISA'] != 'null':
|
|
SimObject('InstTracer.py')
|
|
SimObject('Process.py')
|
|
Source('faults.cc')
|
|
Source('process.cc')
|
|
Source('pseudo_inst.cc')
|
|
Source('syscall_emul.cc')
|
|
Source('tlb.cc')
|
|
|
|
DebugFlag('Checkpoint')
|
|
DebugFlag('Config')
|
|
DebugFlag('Drain')
|
|
DebugFlag('Event')
|
|
DebugFlag('Fault')
|
|
DebugFlag('Flow')
|
|
DebugFlag('IPI')
|
|
DebugFlag('IPR')
|
|
DebugFlag('Interrupt')
|
|
DebugFlag('Loader')
|
|
DebugFlag('PseudoInst')
|
|
DebugFlag('Stack')
|
|
DebugFlag('SyscallVerbose')
|
|
DebugFlag('TimeSync')
|
|
DebugFlag('TLB')
|
|
DebugFlag('Thread')
|
|
DebugFlag('Timer')
|
|
DebugFlag('VtoPhys')
|
|
DebugFlag('WorkItems')
|
|
DebugFlag('ClockDomain')
|
|
DebugFlag('VoltageDomain')
|
|
DebugFlag('DVFS')
|