463aa6d49d
arch/alpha/alpha_linux_process.cc: Added using directive for AlphaISA namespace arch/alpha/alpha_memory.hh: arch/alpha/isa/branch.isa: cpu/pc_event.hh: Added typedefs for Addr arch/alpha/alpha_tru64_process.cc: arch/alpha/arguments.cc: Added using directive for AlphaISA arch/alpha/ev5.hh: Added an include of arch/alpha/isa_traits.hh, and a using directive for the AlphaISA namespace. arch/alpha/faults.hh: Added a typedef for the Addr type, and changed the formatting of the faults slightly. arch/alpha/isa/main.isa: Untemplatized StaticInst, added a using for namespace AlphaISA to show up in decoder.cc and the exec.ccs, relocated makeNop to decoder.hh arch/alpha/isa/mem.isa: Untemplatized StaticInst and StaticInstPtr arch/alpha/isa/pal.isa: cpu/base_dyn_inst.cc: Untemplatized StaticInstPtr arch/alpha/isa_traits.hh: Changed variables to be externs instead of static since they are part of a namespace and not a class. arch/alpha/stacktrace.cc: Untemplatized StaticInstPtr, and added a using directive for AlphaISA. arch/alpha/stacktrace.hh: Added some typedefs for Addr and MachInst, and untemplatized StaticInstPtr arch/alpha/vtophys.cc: Added a using directive for AlphaISA arch/alpha/vtophys.hh: Added the AlphaISA namespace specifier where needed arch/isa_parser.py: Changed the placement of the definition of the decodeInst function to be outside the namespaceInst namespace. base/loader/object_file.hh: cpu/o3/bpred_unit.hh: Added a typedef for Addr base/loader/symtab.hh: Added a typedef for Addr, and added a TheISA to Addr in another typedef base/remote_gdb.cc: Added a using namespace TheISA, and untemplatized StaticInstPtr base/remote_gdb.hh: Added typedefs for Addr and MachInst cpu/base.cc: Added TheISA specifier to some variables exported from the isa. cpu/base.hh: Added a typedef for Addr, and TheISA to some variables from the ISA cpu/base_dyn_inst.hh: Untemplatized StaticInstPtr, and added TheISA specifier to some variables from the ISA. cpu/exec_context.hh: Added some typedefs for types from the isa, and added TheISA specifier to some variables from the isa cpu/exetrace.hh: Added typedefs for some types from the ISA, and untemplatized StaticInstPtr cpu/memtest/memtest.cc: cpu/o3/btb.cc: dev/baddev.cc: dev/ide_ctrl.cc: dev/ide_disk.cc: dev/isa_fake.cc: dev/ns_gige.cc: dev/pciconfigall.cc: dev/platform.cc: dev/sinic.cc: dev/uart8250.cc: kern/freebsd/freebsd_system.cc: kern/linux/linux_system.cc: kern/system_events.cc: kern/tru64/dump_mbuf.cc: kern/tru64/tru64_events.cc: sim/process.cc: sim/pseudo_inst.cc: sim/system.cc: Added using namespace TheISA cpu/memtest/memtest.hh: cpu/trace/opt_cpu.hh: cpu/trace/reader/itx_reader.hh: dev/ide_disk.hh: dev/pcidev.hh: dev/platform.hh: dev/tsunami.hh: sim/system.hh: sim/vptr.hh: Added typedef for Addr cpu/o3/2bit_local_pred.hh: Changed the include to use arch/isa_traits.hh instead of arch/alpha/isa_traits.hh. Added typedef for Addr cpu/o3/alpha_cpu.hh: Added typedefs for Addr and IntReg cpu/o3/alpha_cpu_impl.hh: Added this-> to setNextPC to fix a problem since it didn't depend on template parameters any more. Removed "typename" where it was no longer needed. cpu/o3/alpha_dyn_inst.hh: Cleaned up some typedefs, and untemplatized StaticInst cpu/o3/alpha_dyn_inst_impl.hh: untemplatized StaticInstPtr cpu/o3/alpha_impl.hh: Fixed up a typedef of MachInst cpu/o3/bpred_unit_impl.hh: Added a using TheISA::MachInst to a function cpu/o3/btb.hh: Changed an include from arch/alpha/isa_traits.hh to arch/isa_traits.hh, and added a typedef for Addr cpu/o3/commit.hh: Removed a typedef of Impl::ISA as ISA, since TheISA takes care of this now. cpu/o3/cpu.cc: Cleaned up namespace issues cpu/o3/cpu.hh: Cleaned up namespace usage cpu/o3/decode.hh: Removed typedef of ISA, and changed it to TheISA cpu/o3/fetch.hh: Fized up typedefs, and changed ISA to TheISA cpu/o3/free_list.hh: Changed include of arch/alpha/isa_traits.hh to arch/isa_traits.hh cpu/o3/iew.hh: Removed typedef of ISA cpu/o3/iew_impl.hh: Added TheISA namespace specifier to MachInst cpu/o3/ras.hh: Changed include from arch/alpha/isa_traits.hh to arch/isa_traits.hh, and added a typedef for Addr. cpu/o3/regfile.hh: Changed ISA to TheISA, and added some typedefs for Addr, IntReg, FloatReg, and MiscRegFile cpu/o3/rename.hh: Changed ISA to TheISA, and added a typedef for RegIndex cpu/o3/rename_map.hh: Added an include for arch/isa_traits.hh, and a typedef for RegIndex cpu/o3/rob.hh: Added a typedef for RegIndex cpu/o3/store_set.hh: cpu/o3/tournament_pred.hh: Changed an include of arch/alpha/isa_traits.hh to arch/isa_traits.hh, and added a typedef of Addr cpu/ozone/cpu.hh: Changed ISA into TheISA, and untemplatized StaticInst cpu/pc_event.cc: Added namespace specifier TheISA to Addr types cpu/profile.hh: kern/kernel_stats.hh: Added typedef for Addr, and untemplatized StaticInstPtr cpu/simple/cpu.cc: Changed using directive from LittleEndianGuest to AlphaISA, which will contain both namespaces. Added TheISA where needed, and untemplatized StaticInst cpu/simple/cpu.hh: Added a typedef for MachInst, and untemplatized StaticInst cpu/static_inst.cc: Untemplatized StaticInst cpu/static_inst.hh: Untemplatized StaticInst by using the TheISA namespace dev/alpha_console.cc: Added using namespace AlphaISA dev/simple_disk.hh: Added typedef for Addr and fixed up some formatting dev/sinicreg.hh: Added TheISA namespace specifier where needed dev/tsunami.cc: dev/tsunami_io.cc: dev/tsunami_pchip.cc: Added using namespace TheISA. It might be better for it to be AlphaISA dev/tsunami_cchip.cc: Added typedef for TheISA. It might be better for it to be AlphaISA kern/linux/aligned.hh: sim/pseudo_inst.hh: Added TheISA namespace specifier to Addr kern/linux/linux_threadinfo.hh: Added typedef for Addr, and TheISA namespace specifier to StackPointerReg kern/tru64/mbuf.hh: Added TheISA to Addr type in structs sim/process.hh: Added typedefs of Addr, RegFile, and MachInst sim/syscall_emul.cc: Added using namespace TheISA, and a cast of VMPageSize to the int type sim/syscall_emul.hh: Added typecast for Addr, and TheISA namespace specifier for where needed --HG-- extra : convert_revision : 91d4f6ca33a73b21c1f1771d74bfdea3b80eff45
345 lines
10 KiB
C++
345 lines
10 KiB
C++
/*
|
|
* Copyright (c) 2003-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __ARCH_ALPHA_ISA_TRAITS_HH__
|
|
#define __ARCH_ALPHA_ISA_TRAITS_HH__
|
|
|
|
namespace LittleEndianGuest {}
|
|
using namespace LittleEndianGuest;
|
|
|
|
//#include "arch/alpha/faults.hh"
|
|
#include "base/misc.hh"
|
|
#include "config/full_system.hh"
|
|
#include "sim/host.hh"
|
|
#include "sim/faults.hh"
|
|
|
|
class FastCPU;
|
|
class FullCPU;
|
|
class Checkpoint;
|
|
|
|
#define TARGET_ALPHA
|
|
|
|
class StaticInst;
|
|
class StaticInstPtr;
|
|
|
|
namespace EV5 {
|
|
int DTB_ASN_ASN(uint64_t reg);
|
|
int ITB_ASN_ASN(uint64_t reg);
|
|
}
|
|
|
|
namespace AlphaISA
|
|
{
|
|
|
|
typedef uint32_t MachInst;
|
|
typedef uint64_t Addr;
|
|
typedef uint8_t RegIndex;
|
|
|
|
enum {
|
|
MemoryEnd = 0xffffffffffffffffULL,
|
|
|
|
NumIntRegs = 32,
|
|
NumFloatRegs = 32,
|
|
NumMiscRegs = 32,
|
|
|
|
MaxRegsOfAnyType = 32,
|
|
// Static instruction parameters
|
|
MaxInstSrcRegs = 3,
|
|
MaxInstDestRegs = 2,
|
|
|
|
// semantically meaningful register indices
|
|
ZeroReg = 31, // architecturally meaningful
|
|
// the rest of these depend on the ABI
|
|
StackPointerReg = 30,
|
|
GlobalPointerReg = 29,
|
|
ProcedureValueReg = 27,
|
|
ReturnAddressReg = 26,
|
|
ReturnValueReg = 0,
|
|
FramePointerReg = 15,
|
|
ArgumentReg0 = 16,
|
|
ArgumentReg1 = 17,
|
|
ArgumentReg2 = 18,
|
|
ArgumentReg3 = 19,
|
|
ArgumentReg4 = 20,
|
|
ArgumentReg5 = 21,
|
|
|
|
LogVMPageSize = 13, // 8K bytes
|
|
VMPageSize = (1 << LogVMPageSize),
|
|
|
|
BranchPredAddrShiftAmt = 2, // instructions are 4-byte aligned
|
|
|
|
WordBytes = 4,
|
|
HalfwordBytes = 2,
|
|
ByteBytes = 1,
|
|
DepNA = 0,
|
|
};
|
|
|
|
// These enumerate all the registers for dependence tracking.
|
|
enum DependenceTags {
|
|
// 0..31 are the integer regs 0..31
|
|
// 32..63 are the FP regs 0..31, i.e. use (reg + FP_Base_DepTag)
|
|
FP_Base_DepTag = 32,
|
|
Ctrl_Base_DepTag = 64,
|
|
Fpcr_DepTag = 64, // floating point control register
|
|
Uniq_DepTag = 65,
|
|
IPR_Base_DepTag = 66
|
|
};
|
|
|
|
typedef uint64_t IntReg;
|
|
typedef IntReg IntRegFile[NumIntRegs];
|
|
|
|
// floating point register file entry type
|
|
typedef union {
|
|
uint64_t q;
|
|
double d;
|
|
} FloatReg;
|
|
|
|
typedef union {
|
|
uint64_t q[NumFloatRegs]; // integer qword view
|
|
double d[NumFloatRegs]; // double-precision floating point view
|
|
} FloatRegFile;
|
|
|
|
// control register file contents
|
|
typedef uint64_t MiscReg;
|
|
typedef struct {
|
|
uint64_t fpcr; // floating point condition codes
|
|
uint64_t uniq; // process-unique register
|
|
bool lock_flag; // lock flag for LL/SC
|
|
Addr lock_addr; // lock address for LL/SC
|
|
} MiscRegFile;
|
|
|
|
extern const Addr PageShift;
|
|
extern const Addr PageBytes;
|
|
extern const Addr PageMask;
|
|
extern const Addr PageOffset;
|
|
|
|
#if FULL_SYSTEM
|
|
|
|
typedef uint64_t InternalProcReg;
|
|
|
|
#include "arch/alpha/isa_fullsys_traits.hh"
|
|
|
|
#else
|
|
enum {
|
|
NumInternalProcRegs = 0
|
|
};
|
|
#endif
|
|
|
|
enum {
|
|
TotalNumRegs =
|
|
NumIntRegs + NumFloatRegs + NumMiscRegs + NumInternalProcRegs
|
|
};
|
|
|
|
enum {
|
|
TotalDataRegs = NumIntRegs + NumFloatRegs
|
|
};
|
|
|
|
typedef union {
|
|
IntReg intreg;
|
|
FloatReg fpreg;
|
|
MiscReg ctrlreg;
|
|
} AnyReg;
|
|
|
|
struct RegFile {
|
|
IntRegFile intRegFile; // (signed) integer register file
|
|
FloatRegFile floatRegFile; // floating point register file
|
|
MiscRegFile miscRegs; // control register file
|
|
Addr pc; // program counter
|
|
Addr npc; // next-cycle program counter
|
|
#if FULL_SYSTEM
|
|
IntReg palregs[NumIntRegs]; // PAL shadow registers
|
|
InternalProcReg ipr[NumInternalProcRegs]; // internal processor regs
|
|
int intrflag; // interrupt flag
|
|
bool pal_shadow; // using pal_shadow registers
|
|
inline int instAsid() { return EV5::ITB_ASN_ASN(ipr[IPR_ITB_ASN]); }
|
|
inline int dataAsid() { return EV5::DTB_ASN_ASN(ipr[IPR_DTB_ASN]); }
|
|
#endif // FULL_SYSTEM
|
|
|
|
void serialize(std::ostream &os);
|
|
void unserialize(Checkpoint *cp, const std::string §ion);
|
|
};
|
|
|
|
StaticInstPtr decodeInst(MachInst);
|
|
|
|
// return a no-op instruction... used for instruction fetch faults
|
|
extern const MachInst NoopMachInst;
|
|
|
|
enum annotes {
|
|
ANNOTE_NONE = 0,
|
|
// An impossible number for instruction annotations
|
|
ITOUCH_ANNOTE = 0xffffffff,
|
|
};
|
|
|
|
static inline bool isCallerSaveIntegerRegister(unsigned int reg) {
|
|
panic("register classification not implemented");
|
|
return (reg >= 1 && reg <= 8 || reg >= 22 && reg <= 25 || reg == 27);
|
|
}
|
|
|
|
static inline bool isCalleeSaveIntegerRegister(unsigned int reg) {
|
|
panic("register classification not implemented");
|
|
return (reg >= 9 && reg <= 15);
|
|
}
|
|
|
|
static inline bool isCallerSaveFloatRegister(unsigned int reg) {
|
|
panic("register classification not implemented");
|
|
return false;
|
|
}
|
|
|
|
static inline bool isCalleeSaveFloatRegister(unsigned int reg) {
|
|
panic("register classification not implemented");
|
|
return false;
|
|
}
|
|
|
|
static inline Addr alignAddress(const Addr &addr,
|
|
unsigned int nbytes) {
|
|
return (addr & ~(nbytes - 1));
|
|
}
|
|
|
|
// Instruction address compression hooks
|
|
static inline Addr realPCToFetchPC(const Addr &addr) {
|
|
return addr;
|
|
}
|
|
|
|
static inline Addr fetchPCToRealPC(const Addr &addr) {
|
|
return addr;
|
|
}
|
|
|
|
// the size of "fetched" instructions (not necessarily the size
|
|
// of real instructions for PISA)
|
|
static inline size_t fetchInstSize() {
|
|
return sizeof(MachInst);
|
|
}
|
|
|
|
static inline MachInst makeRegisterCopy(int dest, int src) {
|
|
panic("makeRegisterCopy not implemented");
|
|
return 0;
|
|
}
|
|
|
|
// Machine operations
|
|
|
|
void saveMachineReg(AnyReg &savereg, const RegFile ®_file,
|
|
int regnum);
|
|
|
|
void restoreMachineReg(RegFile ®s, const AnyReg ®,
|
|
int regnum);
|
|
|
|
#if 0
|
|
static void serializeSpecialRegs(const Serializable::Proxy &proxy,
|
|
const RegFile ®s);
|
|
|
|
static void unserializeSpecialRegs(const IniFile *db,
|
|
const std::string &category,
|
|
ConfigNode *node,
|
|
RegFile ®s);
|
|
#endif
|
|
|
|
/**
|
|
* Function to insure ISA semantics about 0 registers.
|
|
* @param xc The execution context.
|
|
*/
|
|
template <class XC>
|
|
void zeroRegisters(XC *xc);
|
|
|
|
|
|
//typedef AlphaISA TheISA;
|
|
|
|
//typedef TheISA::MachInst MachInst;
|
|
//typedef TheISA::Addr Addr;
|
|
//typedef TheISA::RegIndex RegIndex;
|
|
//typedef TheISA::IntReg IntReg;
|
|
//typedef TheISA::IntRegFile IntRegFile;
|
|
//typedef TheISA::FloatReg FloatReg;
|
|
//typedef TheISA::FloatRegFile FloatRegFile;
|
|
//typedef TheISA::MiscReg MiscReg;
|
|
//typedef TheISA::MiscRegFile MiscRegFile;
|
|
//typedef TheISA::AnyReg AnyReg;
|
|
//typedef TheISA::RegFile RegFile;
|
|
|
|
//const int NumIntRegs = TheISA::NumIntRegs;
|
|
//const int NumFloatRegs = TheISA::NumFloatRegs;
|
|
//const int NumMiscRegs = TheISA::NumMiscRegs;
|
|
//const int TotalNumRegs = TheISA::TotalNumRegs;
|
|
//const int VMPageSize = TheISA::VMPageSize;
|
|
//const int LogVMPageSize = TheISA::LogVMPageSize;
|
|
//const int ZeroReg = TheISA::ZeroReg;
|
|
//const int StackPointerReg = TheISA::StackPointerReg;
|
|
//const int GlobalPointerReg = TheISA::GlobalPointerReg;
|
|
//const int ReturnAddressReg = TheISA::ReturnAddressReg;
|
|
//const int ReturnValueReg = TheISA::ReturnValueReg;
|
|
//const int ArgumentReg0 = TheISA::ArgumentReg0;
|
|
//const int ArgumentReg1 = TheISA::ArgumentReg1;
|
|
//const int ArgumentReg2 = TheISA::ArgumentReg2;
|
|
//const int BranchPredAddrShiftAmt = TheISA::BranchPredAddrShiftAmt;
|
|
const Addr MaxAddr = (Addr)-1;
|
|
};
|
|
|
|
#if !FULL_SYSTEM
|
|
class SyscallReturn {
|
|
public:
|
|
template <class T>
|
|
SyscallReturn(T v, bool s)
|
|
{
|
|
retval = (uint64_t)v;
|
|
success = s;
|
|
}
|
|
|
|
template <class T>
|
|
SyscallReturn(T v)
|
|
{
|
|
success = (v >= 0);
|
|
retval = (uint64_t)v;
|
|
}
|
|
|
|
~SyscallReturn() {}
|
|
|
|
SyscallReturn& operator=(const SyscallReturn& s) {
|
|
retval = s.retval;
|
|
success = s.success;
|
|
return *this;
|
|
}
|
|
|
|
bool successful() { return success; }
|
|
uint64_t value() { return retval; }
|
|
|
|
|
|
private:
|
|
uint64_t retval;
|
|
bool success;
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
#if FULL_SYSTEM
|
|
//typedef TheISA::InternalProcReg InternalProcReg;
|
|
//const int NumInternalProcRegs = TheISA::NumInternalProcRegs;
|
|
//const int NumInterruptLevels = TheISA::NumInterruptLevels;
|
|
|
|
#include "arch/alpha/ev5.hh"
|
|
#endif
|
|
|
|
#endif // __ARCH_ALPHA_ISA_TRAITS_HH__
|