206 lines
3.5 KiB
INI
206 lines
3.5 KiB
INI
[root]
|
|
type=Root
|
|
children=system
|
|
full_system=false
|
|
time_sync_enable=false
|
|
time_sync_period=100000000000
|
|
time_sync_spin_threshold=100000000
|
|
|
|
[system]
|
|
type=System
|
|
children=cpu membus physmem
|
|
boot_osflags=a
|
|
clock=1
|
|
init_param=0
|
|
kernel=
|
|
load_addr_mask=1099511627775
|
|
mem_mode=atomic
|
|
memories=system.physmem
|
|
num_work_ids=16
|
|
readfile=
|
|
symbolfile=
|
|
work_begin_ckpt_count=0
|
|
work_begin_cpu_id_exit=-1
|
|
work_begin_exit_count=0
|
|
work_cpus_ckpt_count=0
|
|
work_end_ckpt_count=0
|
|
work_end_exit_count=0
|
|
work_item_id=-1
|
|
system_port=system.membus.slave[0]
|
|
|
|
[system.cpu]
|
|
type=TimingSimpleCPU
|
|
children=dcache dtb icache interrupts itb l2cache toL2Bus tracer workload
|
|
checker=Null
|
|
clock=500
|
|
cpu_id=0
|
|
defer_registration=false
|
|
do_checkpoint_insts=true
|
|
do_quiesce=true
|
|
do_statistics_insts=true
|
|
dtb=system.cpu.dtb
|
|
function_trace=false
|
|
function_trace_start=0
|
|
interrupts=system.cpu.interrupts
|
|
itb=system.cpu.itb
|
|
max_insts_all_threads=0
|
|
max_insts_any_thread=0
|
|
max_loads_all_threads=0
|
|
max_loads_any_thread=0
|
|
numThreads=1
|
|
profile=0
|
|
progress_interval=0
|
|
system=system
|
|
tracer=system.cpu.tracer
|
|
workload=system.cpu.workload
|
|
dcache_port=system.cpu.dcache.cpu_side
|
|
icache_port=system.cpu.icache.cpu_side
|
|
|
|
[system.cpu.dcache]
|
|
type=BaseCache
|
|
addr_ranges=0:18446744073709551615
|
|
assoc=2
|
|
block_size=64
|
|
clock=1
|
|
forward_snoops=true
|
|
hash_delay=1
|
|
hit_latency=1000
|
|
is_top_level=true
|
|
max_miss_count=0
|
|
mshrs=10
|
|
prefetch_on_access=false
|
|
prefetcher=Null
|
|
prioritizeRequests=false
|
|
repl=Null
|
|
response_latency=1000
|
|
size=262144
|
|
subblock_size=0
|
|
system=system
|
|
tgts_per_mshr=5
|
|
trace_addr=0
|
|
two_queue=false
|
|
write_buffers=8
|
|
cpu_side=system.cpu.dcache_port
|
|
mem_side=system.cpu.toL2Bus.slave[1]
|
|
|
|
[system.cpu.dtb]
|
|
type=MipsTLB
|
|
size=64
|
|
|
|
[system.cpu.icache]
|
|
type=BaseCache
|
|
addr_ranges=0:18446744073709551615
|
|
assoc=2
|
|
block_size=64
|
|
clock=1
|
|
forward_snoops=true
|
|
hash_delay=1
|
|
hit_latency=1000
|
|
is_top_level=true
|
|
max_miss_count=0
|
|
mshrs=10
|
|
prefetch_on_access=false
|
|
prefetcher=Null
|
|
prioritizeRequests=false
|
|
repl=Null
|
|
response_latency=1000
|
|
size=131072
|
|
subblock_size=0
|
|
system=system
|
|
tgts_per_mshr=5
|
|
trace_addr=0
|
|
two_queue=false
|
|
write_buffers=8
|
|
cpu_side=system.cpu.icache_port
|
|
mem_side=system.cpu.toL2Bus.slave[0]
|
|
|
|
[system.cpu.interrupts]
|
|
type=MipsInterrupts
|
|
|
|
[system.cpu.itb]
|
|
type=MipsTLB
|
|
size=64
|
|
|
|
[system.cpu.l2cache]
|
|
type=BaseCache
|
|
addr_ranges=0:18446744073709551615
|
|
assoc=2
|
|
block_size=64
|
|
clock=1
|
|
forward_snoops=true
|
|
hash_delay=1
|
|
hit_latency=10000
|
|
is_top_level=false
|
|
max_miss_count=0
|
|
mshrs=10
|
|
prefetch_on_access=false
|
|
prefetcher=Null
|
|
prioritizeRequests=false
|
|
repl=Null
|
|
response_latency=10000
|
|
size=2097152
|
|
subblock_size=0
|
|
system=system
|
|
tgts_per_mshr=5
|
|
trace_addr=0
|
|
two_queue=false
|
|
write_buffers=8
|
|
cpu_side=system.cpu.toL2Bus.master[0]
|
|
mem_side=system.membus.slave[1]
|
|
|
|
[system.cpu.toL2Bus]
|
|
type=CoherentBus
|
|
block_size=64
|
|
clock=1000
|
|
header_cycles=1
|
|
use_default_range=false
|
|
width=8
|
|
master=system.cpu.l2cache.cpu_side
|
|
slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
|
|
|
|
[system.cpu.tracer]
|
|
type=ExeTracer
|
|
|
|
[system.cpu.workload]
|
|
type=LiveProcess
|
|
cmd=hello
|
|
cwd=
|
|
egid=100
|
|
env=
|
|
errout=cerr
|
|
euid=100
|
|
executable=tests/test-progs/hello/bin/mips/linux/hello
|
|
gid=100
|
|
input=cin
|
|
max_stack_size=67108864
|
|
output=cout
|
|
pid=100
|
|
ppid=99
|
|
simpoint=0
|
|
system=system
|
|
uid=100
|
|
|
|
[system.membus]
|
|
type=CoherentBus
|
|
block_size=64
|
|
clock=1000
|
|
header_cycles=1
|
|
use_default_range=false
|
|
width=8
|
|
master=system.physmem.port
|
|
slave=system.system_port system.cpu.l2cache.mem_side
|
|
|
|
[system.physmem]
|
|
type=SimpleMemory
|
|
bandwidth=73.000000
|
|
clock=1
|
|
conf_table_reported=false
|
|
in_addr_map=true
|
|
latency=30000
|
|
latency_var=0
|
|
null=false
|
|
range=0:134217727
|
|
zero=false
|
|
port=system.membus.master[0]
|
|
|