| .. |
|
isa
|
Break out the one and two byte opcodes into different files. Also change what bits decode is done on to reflect where clumps of instructions are.
|
2007-03-21 19:19:53 +00:00 |
|
linux
|
Get X86 to load an elf and start a process for it.
|
2007-03-06 15:42:30 +00:00 |
|
arguments.hh
|
Add build hooks for x86.
|
2007-03-03 16:01:48 +00:00 |
|
faults.hh
|
Added fault generation functions. I would still like to see these go away. The page table fault should be moved into sim/faults.hh because it's a "fake" m5 fault for se mode and shouldn't vary between architectures.
|
2007-03-05 16:07:01 +00:00 |
|
floatregfile.cc
|
Add some new source files.
|
2007-03-05 17:56:26 +00:00 |
|
floatregfile.hh
|
Reorganize the floating point register file a little.
|
2007-03-05 17:57:26 +00:00 |
|
interrupts.hh
|
Add build hooks for x86.
|
2007-03-03 16:01:48 +00:00 |
|
intregfile.cc
|
Add some new source files.
|
2007-03-05 17:56:26 +00:00 |
|
intregfile.hh
|
x86 register file includes.
|
2007-03-05 12:23:14 +00:00 |
|
intregs.hh
|
Get X86 to load an elf and start a process for it.
|
2007-03-06 15:42:30 +00:00 |
|
isa_traits.hh
|
Get X86 to load an elf and start a process for it.
|
2007-03-06 15:42:30 +00:00 |
|
kernel_stats.hh
|
Add build hooks for x86.
|
2007-03-03 16:01:48 +00:00 |
|
locked_mem.hh
|
Stub implementation for x86
|
2007-03-05 16:08:18 +00:00 |
|
miscregfile.cc
|
Merge zizzer:/bk/newmem
|
2007-03-07 15:04:44 -05:00 |
|
miscregfile.hh
|
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
|
2007-03-07 15:04:31 -05:00 |
|
mmaped_ipr.hh
|
Stub implementation for x86.
|
2007-03-05 16:09:09 +00:00 |
|
pagetable.hh
|
Add some new source files.
|
2007-03-05 17:56:26 +00:00 |
|
predecoder.cc
|
Break out the one and two byte opcodes into different files. Also change what bits decode is done on to reflect where clumps of instructions are.
|
2007-03-21 19:19:53 +00:00 |
|
predecoder.hh
|
Break out the one and two byte opcodes into different files. Also change what bits decode is done on to reflect where clumps of instructions are.
|
2007-03-21 19:19:53 +00:00 |
|
predecoder_tables.cc
|
Break out the one and two byte opcodes into different files. Also change what bits decode is done on to reflect where clumps of instructions are.
|
2007-03-21 19:19:53 +00:00 |
|
process.cc
|
Get X86 to load an elf and start a process for it.
|
2007-03-06 15:42:30 +00:00 |
|
process.hh
|
Get X86 to load an elf and start a process for it.
|
2007-03-06 15:42:30 +00:00 |
|
regfile.cc
|
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
|
2007-03-07 15:04:31 -05:00 |
|
regfile.hh
|
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
|
2007-03-07 15:04:31 -05:00 |
|
remote_gdb.cc
|
Add some new source files.
|
2007-03-05 17:56:26 +00:00 |
|
remote_gdb.hh
|
Add in NumGDBRegs so the constructor to the base class can get all it's arguments.
|
2007-03-05 17:58:15 +00:00 |
|
SConscript
|
Split the x86 "process" predecoder method into it's own file.
|
2007-03-15 19:16:37 +00:00 |
|
SConsopts
|
Rework the way SCons recurses into subdirectories, making it
|
2007-03-10 23:00:54 -08:00 |
|
stacktrace.hh
|
Filled in a stub header file for a stacktrace object. I'm still not sure what this is for, and it probably doesn't work on anything but Alpha.
|
2007-03-05 14:52:28 +00:00 |
|
syscallreturn.hh
|
Filled in a stub header file for setting the result of a syscall.
|
2007-03-05 14:53:15 +00:00 |
|
tlb.hh
|
Add build hooks for x86.
|
2007-03-03 16:01:48 +00:00 |
|
types.hh
|
Break out the one and two byte opcodes into different files. Also change what bits decode is done on to reflect where clumps of instructions are.
|
2007-03-21 19:19:53 +00:00 |
|
utility.hh
|
Compile fix
|
2007-03-15 03:17:00 +00:00 |
|
vtophys.hh
|
Fill out a stub version of the vtophys header file.
|
2007-03-05 17:59:04 +00:00 |
|
x86_traits.hh
|
A new file for x86 specific parameters. This could be implemented as a sim object?
|
2007-03-05 12:19:54 +00:00 |
