177682ead4
This patch adds the --memchecker option, to denote that a MemChecker should be instantiated for the system. The exact usage of the MemChecker depends on the system configuration. For now CacheConfig.py makes use of the option, adding MemCheckerMonitor instances between CPUs and D-Caches. Note, however, that currently this only provides limited checking on a running system; other parts of the system, such as I/O devices are not monitored, and may cause warnings to be issued by the monitor.
126 lines
5.3 KiB
Python
126 lines
5.3 KiB
Python
# Copyright (c) 2012-2013 ARM Limited
|
|
# All rights reserved
|
|
#
|
|
# The license below extends only to copyright in the software and shall
|
|
# not be construed as granting a license to any other intellectual
|
|
# property including but not limited to intellectual property relating
|
|
# to a hardware implementation of the functionality of the software
|
|
# licensed hereunder. You may use the software subject to the license
|
|
# terms below provided that you ensure that this notice is replicated
|
|
# unmodified and in its entirety in all distributions of the software,
|
|
# modified or unmodified, in source code or in binary form.
|
|
#
|
|
# Copyright (c) 2010 Advanced Micro Devices, Inc.
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Lisa Hsu
|
|
|
|
# Configure the M5 cache hierarchy config in one place
|
|
#
|
|
|
|
import m5
|
|
from m5.objects import *
|
|
from Caches import *
|
|
|
|
def config_cache(options, system):
|
|
if options.cpu_type == "arm_detailed":
|
|
try:
|
|
from O3_ARM_v7a import *
|
|
except:
|
|
print "arm_detailed is unavailable. Did you compile the O3 model?"
|
|
sys.exit(1)
|
|
|
|
dcache_class, icache_class, l2_cache_class = \
|
|
O3_ARM_v7a_DCache, O3_ARM_v7a_ICache, O3_ARM_v7aL2
|
|
else:
|
|
dcache_class, icache_class, l2_cache_class = \
|
|
L1Cache, L1Cache, L2Cache
|
|
|
|
# Set the cache line size of the system
|
|
system.cache_line_size = options.cacheline_size
|
|
|
|
if options.l2cache:
|
|
# Provide a clock for the L2 and the L1-to-L2 bus here as they
|
|
# are not connected using addTwoLevelCacheHierarchy. Use the
|
|
# same clock as the CPUs, and set the L1-to-L2 bus width to 32
|
|
# bytes (256 bits).
|
|
system.l2 = l2_cache_class(clk_domain=system.cpu_clk_domain,
|
|
size=options.l2_size,
|
|
assoc=options.l2_assoc)
|
|
|
|
system.tol2bus = CoherentXBar(clk_domain = system.cpu_clk_domain,
|
|
width = 32)
|
|
system.l2.cpu_side = system.tol2bus.master
|
|
system.l2.mem_side = system.membus.slave
|
|
|
|
if options.memchecker:
|
|
system.memchecker = MemChecker()
|
|
|
|
for i in xrange(options.num_cpus):
|
|
if options.caches:
|
|
icache = icache_class(size=options.l1i_size,
|
|
assoc=options.l1i_assoc)
|
|
dcache = dcache_class(size=options.l1d_size,
|
|
assoc=options.l1d_assoc)
|
|
|
|
if options.memchecker:
|
|
dcache_mon = MemCheckerMonitor(warn_only=True)
|
|
dcache_real = dcache
|
|
|
|
# Do not pass the memchecker into the constructor of
|
|
# MemCheckerMonitor, as it would create a copy; we require
|
|
# exactly one MemChecker instance.
|
|
dcache_mon.memchecker = system.memchecker
|
|
|
|
# Connect monitor
|
|
dcache_mon.mem_side = dcache.cpu_side
|
|
|
|
# Let CPU connect to monitors
|
|
dcache = dcache_mon
|
|
|
|
# When connecting the caches, the clock is also inherited
|
|
# from the CPU in question
|
|
if buildEnv['TARGET_ISA'] == 'x86':
|
|
system.cpu[i].addPrivateSplitL1Caches(icache, dcache,
|
|
PageTableWalkerCache(),
|
|
PageTableWalkerCache())
|
|
else:
|
|
system.cpu[i].addPrivateSplitL1Caches(icache, dcache)
|
|
|
|
if options.memchecker:
|
|
# The mem_side ports of the caches haven't been connected yet.
|
|
# Make sure connectAllPorts connects the right objects.
|
|
system.cpu[i].dcache = dcache_real
|
|
system.cpu[i].dcache_mon = dcache_mon
|
|
|
|
system.cpu[i].createInterruptController()
|
|
if options.l2cache:
|
|
system.cpu[i].connectAllPorts(system.tol2bus, system.membus)
|
|
else:
|
|
system.cpu[i].connectAllPorts(system.membus)
|
|
|
|
return system
|