271 lines
5.2 KiB
INI
271 lines
5.2 KiB
INI
[root]
|
|
type=Root
|
|
children=system
|
|
eventq_index=0
|
|
full_system=false
|
|
sim_quantum=0
|
|
time_sync_enable=false
|
|
time_sync_period=100000000000
|
|
time_sync_spin_threshold=100000000
|
|
|
|
[system]
|
|
type=System
|
|
children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
|
|
boot_osflags=a
|
|
cache_line_size=64
|
|
clk_domain=system.clk_domain
|
|
eventq_index=0
|
|
init_param=0
|
|
kernel=
|
|
kernel_addr_check=true
|
|
load_addr_mask=1099511627775
|
|
load_offset=0
|
|
mem_mode=atomic
|
|
mem_ranges=
|
|
memories=system.physmem
|
|
num_work_ids=16
|
|
readfile=
|
|
symbolfile=
|
|
work_begin_ckpt_count=0
|
|
work_begin_cpu_id_exit=-1
|
|
work_begin_exit_count=0
|
|
work_cpus_ckpt_count=0
|
|
work_end_ckpt_count=0
|
|
work_end_exit_count=0
|
|
work_item_id=-1
|
|
system_port=system.membus.slave[0]
|
|
|
|
[system.clk_domain]
|
|
type=SrcClockDomain
|
|
clock=1000
|
|
domain_id=-1
|
|
eventq_index=0
|
|
init_perf_level=0
|
|
voltage_domain=system.voltage_domain
|
|
|
|
[system.cpu]
|
|
type=AtomicSimpleCPU
|
|
children=dstage2_mmu dtb interrupts isa istage2_mmu itb tracer workload
|
|
branchPred=Null
|
|
checker=Null
|
|
clk_domain=system.cpu_clk_domain
|
|
cpu_id=0
|
|
do_checkpoint_insts=true
|
|
do_quiesce=true
|
|
do_statistics_insts=true
|
|
dstage2_mmu=system.cpu.dstage2_mmu
|
|
dtb=system.cpu.dtb
|
|
eventq_index=0
|
|
fastmem=false
|
|
function_trace=false
|
|
function_trace_start=0
|
|
interrupts=system.cpu.interrupts
|
|
isa=system.cpu.isa
|
|
istage2_mmu=system.cpu.istage2_mmu
|
|
itb=system.cpu.itb
|
|
max_insts_all_threads=0
|
|
max_insts_any_thread=0
|
|
max_loads_all_threads=0
|
|
max_loads_any_thread=0
|
|
numThreads=1
|
|
profile=0
|
|
progress_interval=0
|
|
simpoint_interval=100000000
|
|
simpoint_profile=false
|
|
simpoint_profile_file=simpoint.bb.gz
|
|
simpoint_start_insts=
|
|
simulate_data_stalls=false
|
|
simulate_inst_stalls=false
|
|
socket_id=0
|
|
switched_out=false
|
|
system=system
|
|
tracer=system.cpu.tracer
|
|
width=1
|
|
workload=system.cpu.workload
|
|
dcache_port=system.membus.slave[2]
|
|
icache_port=system.membus.slave[1]
|
|
|
|
[system.cpu.dstage2_mmu]
|
|
type=ArmStage2MMU
|
|
children=stage2_tlb
|
|
eventq_index=0
|
|
stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
|
|
tlb=system.cpu.dtb
|
|
|
|
[system.cpu.dstage2_mmu.stage2_tlb]
|
|
type=ArmTLB
|
|
children=walker
|
|
eventq_index=0
|
|
is_stage2=true
|
|
size=32
|
|
walker=system.cpu.dstage2_mmu.stage2_tlb.walker
|
|
|
|
[system.cpu.dstage2_mmu.stage2_tlb.walker]
|
|
type=ArmTableWalker
|
|
clk_domain=system.cpu_clk_domain
|
|
eventq_index=0
|
|
is_stage2=true
|
|
num_squash_per_cycle=2
|
|
sys=system
|
|
port=system.membus.slave[6]
|
|
|
|
[system.cpu.dtb]
|
|
type=ArmTLB
|
|
children=walker
|
|
eventq_index=0
|
|
is_stage2=false
|
|
size=64
|
|
walker=system.cpu.dtb.walker
|
|
|
|
[system.cpu.dtb.walker]
|
|
type=ArmTableWalker
|
|
clk_domain=system.cpu_clk_domain
|
|
eventq_index=0
|
|
is_stage2=false
|
|
num_squash_per_cycle=2
|
|
sys=system
|
|
port=system.membus.slave[4]
|
|
|
|
[system.cpu.interrupts]
|
|
type=ArmInterrupts
|
|
eventq_index=0
|
|
|
|
[system.cpu.isa]
|
|
type=ArmISA
|
|
eventq_index=0
|
|
fpsid=1090793632
|
|
id_aa64afr0_el1=0
|
|
id_aa64afr1_el1=0
|
|
id_aa64dfr0_el1=1052678
|
|
id_aa64dfr1_el1=0
|
|
id_aa64isar0_el1=0
|
|
id_aa64isar1_el1=0
|
|
id_aa64mmfr0_el1=15728642
|
|
id_aa64mmfr1_el1=0
|
|
id_aa64pfr0_el1=17
|
|
id_aa64pfr1_el1=0
|
|
id_isar0=34607377
|
|
id_isar1=34677009
|
|
id_isar2=555950401
|
|
id_isar3=17899825
|
|
id_isar4=268501314
|
|
id_isar5=0
|
|
id_mmfr0=270536963
|
|
id_mmfr1=0
|
|
id_mmfr2=19070976
|
|
id_mmfr3=34611729
|
|
id_pfr0=49
|
|
id_pfr1=4113
|
|
midr=1091551472
|
|
system=system
|
|
|
|
[system.cpu.istage2_mmu]
|
|
type=ArmStage2MMU
|
|
children=stage2_tlb
|
|
eventq_index=0
|
|
stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
|
|
tlb=system.cpu.itb
|
|
|
|
[system.cpu.istage2_mmu.stage2_tlb]
|
|
type=ArmTLB
|
|
children=walker
|
|
eventq_index=0
|
|
is_stage2=true
|
|
size=32
|
|
walker=system.cpu.istage2_mmu.stage2_tlb.walker
|
|
|
|
[system.cpu.istage2_mmu.stage2_tlb.walker]
|
|
type=ArmTableWalker
|
|
clk_domain=system.cpu_clk_domain
|
|
eventq_index=0
|
|
is_stage2=true
|
|
num_squash_per_cycle=2
|
|
sys=system
|
|
port=system.membus.slave[5]
|
|
|
|
[system.cpu.itb]
|
|
type=ArmTLB
|
|
children=walker
|
|
eventq_index=0
|
|
is_stage2=false
|
|
size=64
|
|
walker=system.cpu.itb.walker
|
|
|
|
[system.cpu.itb.walker]
|
|
type=ArmTableWalker
|
|
clk_domain=system.cpu_clk_domain
|
|
eventq_index=0
|
|
is_stage2=false
|
|
num_squash_per_cycle=2
|
|
sys=system
|
|
port=system.membus.slave[3]
|
|
|
|
[system.cpu.tracer]
|
|
type=ExeTracer
|
|
eventq_index=0
|
|
|
|
[system.cpu.workload]
|
|
type=LiveProcess
|
|
cmd=perlbmk -I. -I lib lgred.makerand.pl
|
|
cwd=build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/simple-atomic
|
|
egid=100
|
|
env=
|
|
errout=cerr
|
|
euid=100
|
|
eventq_index=0
|
|
executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/perlbmk
|
|
gid=100
|
|
input=cin
|
|
max_stack_size=67108864
|
|
output=cout
|
|
pid=100
|
|
ppid=99
|
|
simpoint=0
|
|
system=system
|
|
uid=100
|
|
|
|
[system.cpu_clk_domain]
|
|
type=SrcClockDomain
|
|
clock=500
|
|
domain_id=-1
|
|
eventq_index=0
|
|
init_perf_level=0
|
|
voltage_domain=system.voltage_domain
|
|
|
|
[system.dvfs_handler]
|
|
type=DVFSHandler
|
|
domains=
|
|
enable=false
|
|
eventq_index=0
|
|
sys_clk_domain=system.clk_domain
|
|
transition_latency=100000000
|
|
|
|
[system.membus]
|
|
type=CoherentBus
|
|
clk_domain=system.clk_domain
|
|
eventq_index=0
|
|
header_cycles=1
|
|
system=system
|
|
use_default_range=false
|
|
width=8
|
|
master=system.physmem.port
|
|
slave=system.system_port system.cpu.icache_port system.cpu.dcache_port system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
|
|
|
|
[system.physmem]
|
|
type=SimpleMemory
|
|
bandwidth=73.000000
|
|
clk_domain=system.clk_domain
|
|
conf_table_reported=true
|
|
eventq_index=0
|
|
in_addr_map=true
|
|
latency=30000
|
|
latency_var=0
|
|
null=false
|
|
range=0:134217727
|
|
port=system.membus.master[0]
|
|
|
|
[system.voltage_domain]
|
|
type=VoltageDomain
|
|
eventq_index=0
|
|
voltage=1.000000
|
|
|