1040 lines
118 KiB
Text
1040 lines
118 KiB
Text
|
|
---------- Begin Simulation Statistics ----------
|
|
sim_seconds 0.021917 # Number of seconds simulated
|
|
sim_ticks 21916940500 # Number of ticks simulated
|
|
final_tick 21916940500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
host_inst_rate 209109 # Simulator instruction rate (inst/s)
|
|
host_op_rate 209109 # Simulator op (including micro ops) rate (op/s)
|
|
host_tick_rate 54443336 # Simulator tick rate (ticks/s)
|
|
host_mem_usage 303052 # Number of bytes of host memory used
|
|
host_seconds 402.56 # Real time elapsed on the host
|
|
sim_insts 84179709 # Number of instructions simulated
|
|
sim_ops 84179709 # Number of ops (including micro ops) simulated
|
|
system.voltage_domain.voltage 1 # Voltage in Volts
|
|
system.clk_domain.clock 1000 # Clock period in ticks
|
|
system.physmem.bytes_read::cpu.inst 195712 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::cpu.data 138496 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::total 334208 # Number of bytes read from this memory
|
|
system.physmem.bytes_inst_read::cpu.inst 195712 # Number of instructions bytes read from this memory
|
|
system.physmem.bytes_inst_read::total 195712 # Number of instructions bytes read from this memory
|
|
system.physmem.num_reads::cpu.inst 3058 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::cpu.data 2164 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::total 5222 # Number of read requests responded to by this memory
|
|
system.physmem.bw_read::cpu.inst 8929714 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::cpu.data 6319130 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::total 15248844 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::cpu.inst 8929714 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::total 8929714 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.inst 8929714 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.data 6319130 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::total 15248844 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.readReqs 5222 # Number of read requests accepted
|
|
system.physmem.writeReqs 0 # Number of write requests accepted
|
|
system.physmem.readBursts 5222 # Number of DRAM read bursts, including those serviced by the write queue
|
|
system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
|
|
system.physmem.bytesReadDRAM 334208 # Total number of bytes read from DRAM
|
|
system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
|
|
system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
|
|
system.physmem.bytesReadSys 334208 # Total read bytes from the system interface side
|
|
system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
|
|
system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
|
|
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
|
|
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
|
|
system.physmem.perBankRdBursts::0 470 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::1 290 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::2 302 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::3 523 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::4 220 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::5 223 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::6 218 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::7 288 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::8 239 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::9 277 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::10 249 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::11 251 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::12 396 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::13 338 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::14 489 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::15 449 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::0 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::1 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::2 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::3 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::4 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::5 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::6 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::7 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::8 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::9 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::10 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::11 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::12 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::13 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::14 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::15 0 # Per bank write bursts
|
|
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
|
|
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
|
|
system.physmem.totGap 21916845500 # Total gap between requests
|
|
system.physmem.readPktSize::0 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::1 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::2 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::3 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::4 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::5 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::6 5222 # Read request sizes (log2)
|
|
system.physmem.writePktSize::0 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::1 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::2 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::3 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::4 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::5 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::6 0 # Write request sizes (log2)
|
|
system.physmem.rdQLenPdf::0 3268 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::1 1190 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::2 509 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::3 237 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::4 15 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
|
|
system.physmem.bytesPerActivate::samples 859 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::mean 386.235157 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::gmean 231.364931 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::stdev 358.000658 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::0-127 253 29.45% 29.45% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::128-255 187 21.77% 51.22% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::256-383 82 9.55% 60.77% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::384-511 62 7.22% 67.99% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::512-639 35 4.07% 72.06% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::640-767 38 4.42% 76.48% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::768-895 35 4.07% 80.56% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::896-1023 43 5.01% 85.56% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::1024-1151 124 14.44% 100.00% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::total 859 # Bytes accessed per row activation
|
|
system.physmem.totQLat 43137250 # Total ticks spent queuing
|
|
system.physmem.totMemAccLat 141049750 # Total ticks spent from burst creation until serviced by the DRAM
|
|
system.physmem.totBusLat 26110000 # Total ticks spent in databus transfers
|
|
system.physmem.avgQLat 8260.68 # Average queueing delay per DRAM burst
|
|
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
|
|
system.physmem.avgMemAccLat 27010.68 # Average memory access latency per DRAM burst
|
|
system.physmem.avgRdBW 15.25 # Average DRAM read bandwidth in MiByte/s
|
|
system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
|
|
system.physmem.avgRdBWSys 15.25 # Average system read bandwidth in MiByte/s
|
|
system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
|
|
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
|
|
system.physmem.busUtil 0.12 # Data bus utilization in percentage
|
|
system.physmem.busUtilRead 0.12 # Data bus utilization in percentage for reads
|
|
system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
|
|
system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing
|
|
system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
|
|
system.physmem.readRowHits 4353 # Number of row buffer hits during reads
|
|
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
|
|
system.physmem.readRowHitRate 83.36 # Row buffer hit rate for reads
|
|
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
|
|
system.physmem.avgGap 4197021.35 # Average gap between requests
|
|
system.physmem.pageHitRate 83.36 # Row buffer hit rate, read and write combined
|
|
system.physmem_0.actEnergy 3122280 # Energy for activate commands per rank (pJ)
|
|
system.physmem_0.preEnergy 1703625 # Energy for precharge commands per rank (pJ)
|
|
system.physmem_0.readEnergy 19461000 # Energy for read commands per rank (pJ)
|
|
system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ)
|
|
system.physmem_0.refreshEnergy 1431087840 # Energy for refresh commands per rank (pJ)
|
|
system.physmem_0.actBackEnergy 912284145 # Energy for active background per rank (pJ)
|
|
system.physmem_0.preBackEnergy 12346211250 # Energy for precharge background per rank (pJ)
|
|
system.physmem_0.totalEnergy 14713870140 # Total energy per rank (pJ)
|
|
system.physmem_0.averagePower 671.536045 # Core power per rank (mW)
|
|
system.physmem_0.memoryStateTime::IDLE 20536521000 # Time in different power states
|
|
system.physmem_0.memoryStateTime::REF 731640000 # Time in different power states
|
|
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
|
|
system.physmem_0.memoryStateTime::ACT 642620250 # Time in different power states
|
|
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
|
|
system.physmem_1.actEnergy 3311280 # Energy for activate commands per rank (pJ)
|
|
system.physmem_1.preEnergy 1806750 # Energy for precharge commands per rank (pJ)
|
|
system.physmem_1.readEnergy 20748000 # Energy for read commands per rank (pJ)
|
|
system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ)
|
|
system.physmem_1.refreshEnergy 1431087840 # Energy for refresh commands per rank (pJ)
|
|
system.physmem_1.actBackEnergy 917766405 # Energy for active background per rank (pJ)
|
|
system.physmem_1.preBackEnergy 12341402250 # Energy for precharge background per rank (pJ)
|
|
system.physmem_1.totalEnergy 14716122525 # Total energy per rank (pJ)
|
|
system.physmem_1.averagePower 671.638843 # Core power per rank (mW)
|
|
system.physmem_1.memoryStateTime::IDLE 20529652250 # Time in different power states
|
|
system.physmem_1.memoryStateTime::REF 731640000 # Time in different power states
|
|
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
|
|
system.physmem_1.memoryStateTime::ACT 650829750 # Time in different power states
|
|
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
|
|
system.cpu.branchPred.lookups 16111441 # Number of BP lookups
|
|
system.cpu.branchPred.condPredicted 11701383 # Number of conditional branches predicted
|
|
system.cpu.branchPred.condIncorrect 926235 # Number of conditional branches incorrect
|
|
system.cpu.branchPred.BTBLookups 8627871 # Number of BTB lookups
|
|
system.cpu.branchPred.BTBHits 7529688 # Number of BTB hits
|
|
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
|
|
system.cpu.branchPred.BTBHitPct 87.271680 # BTB Hit Percentage
|
|
system.cpu.branchPred.usedRAS 1595490 # Number of times the RAS was used to get a target.
|
|
system.cpu.branchPred.RASInCorrect 408 # Number of incorrect RAS predictions.
|
|
system.cpu_clk_domain.clock 500 # Clock period in ticks
|
|
system.cpu.dtb.fetch_hits 0 # ITB hits
|
|
system.cpu.dtb.fetch_misses 0 # ITB misses
|
|
system.cpu.dtb.fetch_acv 0 # ITB acv
|
|
system.cpu.dtb.fetch_accesses 0 # ITB accesses
|
|
system.cpu.dtb.read_hits 24061115 # DTB read hits
|
|
system.cpu.dtb.read_misses 205797 # DTB read misses
|
|
system.cpu.dtb.read_acv 2 # DTB read access violations
|
|
system.cpu.dtb.read_accesses 24266912 # DTB read accesses
|
|
system.cpu.dtb.write_hits 7162299 # DTB write hits
|
|
system.cpu.dtb.write_misses 1202 # DTB write misses
|
|
system.cpu.dtb.write_acv 0 # DTB write access violations
|
|
system.cpu.dtb.write_accesses 7163501 # DTB write accesses
|
|
system.cpu.dtb.data_hits 31223414 # DTB hits
|
|
system.cpu.dtb.data_misses 206999 # DTB misses
|
|
system.cpu.dtb.data_acv 2 # DTB access violations
|
|
system.cpu.dtb.data_accesses 31430413 # DTB accesses
|
|
system.cpu.itb.fetch_hits 15924997 # ITB hits
|
|
system.cpu.itb.fetch_misses 77 # ITB misses
|
|
system.cpu.itb.fetch_acv 0 # ITB acv
|
|
system.cpu.itb.fetch_accesses 15925074 # ITB accesses
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
system.cpu.itb.read_acv 0 # DTB read access violations
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
system.cpu.itb.write_acv 0 # DTB write access violations
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
system.cpu.itb.data_hits 0 # DTB hits
|
|
system.cpu.itb.data_misses 0 # DTB misses
|
|
system.cpu.itb.data_acv 0 # DTB access violations
|
|
system.cpu.itb.data_accesses 0 # DTB accesses
|
|
system.cpu.workload.num_syscalls 389 # Number of system calls
|
|
system.cpu.numCycles 43833882 # number of cpu cycles simulated
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
|
system.cpu.fetch.icacheStallCycles 16631894 # Number of cycles fetch is stalled on an Icache miss
|
|
system.cpu.fetch.Insts 137948476 # Number of instructions fetch has processed
|
|
system.cpu.fetch.Branches 16111441 # Number of branches that fetch encountered
|
|
system.cpu.fetch.predictedBranches 9125178 # Number of branches that fetch has predicted taken
|
|
system.cpu.fetch.Cycles 25988337 # Number of cycles fetch has run and was not squashing or blocked
|
|
system.cpu.fetch.SquashCycles 1931044 # Number of cycles fetch has spent squashing
|
|
system.cpu.fetch.MiscStallCycles 165 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
|
|
system.cpu.fetch.PendingTrapStallCycles 2266 # Number of stall cycles due to pending traps
|
|
system.cpu.fetch.IcacheWaitRetryStallCycles 8 # Number of stall cycles due to full MSHR
|
|
system.cpu.fetch.CacheLines 15924997 # Number of cache lines fetched
|
|
system.cpu.fetch.IcacheSquashes 365277 # Number of outstanding Icache misses that were squashed
|
|
system.cpu.fetch.rateDist::samples 43588192 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::mean 3.164813 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::stdev 3.433150 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::0 19406935 44.52% 44.52% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::1 2620914 6.01% 50.54% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::2 1337526 3.07% 53.60% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::3 1925752 4.42% 58.02% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::4 3007087 6.90% 64.92% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::5 1288201 2.96% 67.88% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::6 1362015 3.12% 71.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::7 884285 2.03% 73.03% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::8 11755477 26.97% 100.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::total 43588192 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.branchRate 0.367557 # Number of branch fetches per cycle
|
|
system.cpu.fetch.rate 3.147074 # Number of inst fetches per cycle
|
|
system.cpu.decode.IdleCycles 12849243 # Number of cycles decode is idle
|
|
system.cpu.decode.BlockedCycles 8247037 # Number of cycles decode is blocked
|
|
system.cpu.decode.RunCycles 19437084 # Number of cycles decode is running
|
|
system.cpu.decode.UnblockCycles 2100878 # Number of cycles decode is unblocking
|
|
system.cpu.decode.SquashCycles 953950 # Number of cycles decode is squashing
|
|
system.cpu.decode.BranchResolved 2651003 # Number of times decode resolved a branch
|
|
system.cpu.decode.BranchMispred 11975 # Number of times decode detected a branch misprediction
|
|
system.cpu.decode.DecodedInsts 132120831 # Number of instructions handled by decode
|
|
system.cpu.decode.SquashedInsts 49966 # Number of squashed instructions handled by decode
|
|
system.cpu.rename.SquashCycles 953950 # Number of cycles rename is squashing
|
|
system.cpu.rename.IdleCycles 13971462 # Number of cycles rename is idle
|
|
system.cpu.rename.BlockCycles 4650933 # Number of cycles rename is blocking
|
|
system.cpu.rename.serializeStallCycles 10896 # count of cycles rename stalled for serializing inst
|
|
system.cpu.rename.RunCycles 20300187 # Number of cycles rename is running
|
|
system.cpu.rename.UnblockCycles 3700764 # Number of cycles rename is unblocking
|
|
system.cpu.rename.RenamedInsts 128743195 # Number of instructions processed by rename
|
|
system.cpu.rename.ROBFullEvents 69669 # Number of times rename has blocked due to ROB full
|
|
system.cpu.rename.IQFullEvents 2038779 # Number of times rename has blocked due to IQ full
|
|
system.cpu.rename.LQFullEvents 1385854 # Number of times rename has blocked due to LQ full
|
|
system.cpu.rename.SQFullEvents 54667 # Number of times rename has blocked due to SQ full
|
|
system.cpu.rename.RenamedOperands 94545107 # Number of destination operands rename has renamed
|
|
system.cpu.rename.RenameLookups 167268798 # Number of register rename lookups that rename has made
|
|
system.cpu.rename.int_rename_lookups 159787749 # Number of integer rename lookups
|
|
system.cpu.rename.fp_rename_lookups 7481048 # Number of floating rename lookups
|
|
system.cpu.rename.CommittedMaps 68427361 # Number of HB maps that are committed
|
|
system.cpu.rename.UndoneMaps 26117746 # Number of HB maps that are undone due to squashing
|
|
system.cpu.rename.serializingInsts 950 # count of serializing insts renamed
|
|
system.cpu.rename.tempSerializingInsts 948 # count of temporary serializing insts renamed
|
|
system.cpu.rename.skidInsts 8310352 # count of insts added to the skid buffer
|
|
system.cpu.memDep0.insertedLoads 26910154 # Number of loads inserted to the mem dependence unit.
|
|
system.cpu.memDep0.insertedStores 8709135 # Number of stores inserted to the mem dependence unit.
|
|
system.cpu.memDep0.conflictingLoads 3511293 # Number of conflicting loads.
|
|
system.cpu.memDep0.conflictingStores 1618997 # Number of conflicting stores.
|
|
system.cpu.iq.iqInstsAdded 111850389 # Number of instructions added to the IQ (excludes non-spec)
|
|
system.cpu.iq.iqNonSpecInstsAdded 1284 # Number of non-speculative instructions added to the IQ
|
|
system.cpu.iq.iqInstsIssued 99739394 # Number of instructions issued
|
|
system.cpu.iq.iqSquashedInstsIssued 116060 # Number of squashed instructions issued
|
|
system.cpu.iq.iqSquashedInstsExamined 27671963 # Number of squashed instructions iterated over during squash; mainly for profiling
|
|
system.cpu.iq.iqSquashedOperandsExamined 21101257 # Number of squashed operands that are examined and possibly removed from graph
|
|
system.cpu.iq.iqSquashedNonSpecRemoved 895 # Number of squashed non-spec instructions that were removed
|
|
system.cpu.iq.issued_per_cycle::samples 43588192 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::mean 2.288220 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::stdev 2.099837 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::0 11252596 25.82% 25.82% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::1 7641941 17.53% 43.35% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::2 7479961 17.16% 60.51% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::3 5717065 13.12% 73.62% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::4 4459781 10.23% 83.86% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::5 2974994 6.83% 90.68% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::6 2026656 4.65% 95.33% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::7 1169278 2.68% 98.01% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::8 865920 1.99% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::total 43588192 # Number of insts issued each cycle
|
|
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntAlu 482625 20.24% 20.24% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntMult 0 0.00% 20.24% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntDiv 0 0.00% 20.24% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatAdd 536 0.02% 20.26% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatCmp 0 0.00% 20.26% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatCvt 34267 1.44% 21.70% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatMult 12315 0.52% 22.21% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatDiv 1010469 42.37% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAdd 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAlu 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdCmp 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdCvt 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMisc 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMult 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdShift 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 64.58% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::MemRead 686537 28.79% 93.37% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::MemWrite 158059 6.63% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.FU_type_0::No_OpClass 7 0.00% 0.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntAlu 60676588 60.84% 60.84% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntMult 490565 0.49% 61.33% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.33% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatAdd 2839004 2.85% 64.17% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatCmp 115354 0.12% 64.29% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatCvt 2438838 2.45% 66.73% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatMult 313701 0.31% 67.05% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatDiv 766055 0.77% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatSqrt 319 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.82% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::MemRead 24836317 24.90% 92.72% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::MemWrite 7262646 7.28% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::total 99739394 # Type of FU issued
|
|
system.cpu.iq.rate 2.275395 # Inst issue rate
|
|
system.cpu.iq.fu_busy_cnt 2384808 # FU busy when requested
|
|
system.cpu.iq.fu_busy_rate 0.023910 # FU busy rate (busy events/executed inst)
|
|
system.cpu.iq.int_inst_queue_reads 229942315 # Number of integer instruction queue reads
|
|
system.cpu.iq.int_inst_queue_writes 130052988 # Number of integer instruction queue writes
|
|
system.cpu.iq.int_inst_queue_wakeup_accesses 89783673 # Number of integer instruction queue wakeup accesses
|
|
system.cpu.iq.fp_inst_queue_reads 15625533 # Number of floating instruction queue reads
|
|
system.cpu.iq.fp_inst_queue_writes 9511643 # Number of floating instruction queue writes
|
|
system.cpu.iq.fp_inst_queue_wakeup_accesses 7169331 # Number of floating instruction queue wakeup accesses
|
|
system.cpu.iq.int_alu_accesses 93775141 # Number of integer alu accesses
|
|
system.cpu.iq.fp_alu_accesses 8349054 # Number of floating point alu accesses
|
|
system.cpu.iew.lsq.thread0.forwLoads 1917494 # Number of loads that had data forwarded from stores
|
|
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
|
|
system.cpu.iew.lsq.thread0.squashedLoads 6913956 # Number of loads squashed
|
|
system.cpu.iew.lsq.thread0.ignoredResponses 11070 # Number of memory responses ignored because the instruction is squashed
|
|
system.cpu.iew.lsq.thread0.memOrderViolation 41356 # Number of memory ordering violations
|
|
system.cpu.iew.lsq.thread0.squashedStores 2208032 # Number of stores squashed
|
|
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
|
|
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
|
|
system.cpu.iew.lsq.thread0.rescheduledLoads 42783 # Number of loads that were rescheduled
|
|
system.cpu.iew.lsq.thread0.cacheBlocked 1512 # Number of times an access to memory failed due to the cache being blocked
|
|
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
|
|
system.cpu.iew.iewSquashCycles 953950 # Number of cycles IEW is squashing
|
|
system.cpu.iew.iewBlockCycles 3617044 # Number of cycles IEW is blocking
|
|
system.cpu.iew.iewUnblockCycles 465078 # Number of cycles IEW is unblocking
|
|
system.cpu.iew.iewDispatchedInsts 122781228 # Number of instructions dispatched to IQ
|
|
system.cpu.iew.iewDispSquashedInsts 240022 # Number of squashed instructions skipped by dispatch
|
|
system.cpu.iew.iewDispLoadInsts 26910154 # Number of dispatched load instructions
|
|
system.cpu.iew.iewDispStoreInsts 8709135 # Number of dispatched store instructions
|
|
system.cpu.iew.iewDispNonSpecInsts 1284 # Number of dispatched non-speculative instructions
|
|
system.cpu.iew.iewIQFullEvents 38486 # Number of times the IQ has become full, causing a stall
|
|
system.cpu.iew.iewLSQFullEvents 420890 # Number of times the LSQ has become full, causing a stall
|
|
system.cpu.iew.memOrderViolationEvents 41356 # Number of memory order violations
|
|
system.cpu.iew.predictedTakenIncorrect 525280 # Number of branches that were predicted taken incorrectly
|
|
system.cpu.iew.predictedNotTakenIncorrect 502970 # Number of branches that were predicted not taken incorrectly
|
|
system.cpu.iew.branchMispredicts 1028250 # Number of branch mispredicts detected at execute
|
|
system.cpu.iew.iewExecutedInsts 98428862 # Number of executed instructions
|
|
system.cpu.iew.iewExecLoadInsts 24267391 # Number of load instructions executed
|
|
system.cpu.iew.iewExecSquashedInsts 1310532 # Number of squashed instructions skipped in execute
|
|
system.cpu.iew.exec_swp 0 # number of swp insts executed
|
|
system.cpu.iew.exec_nop 10929555 # number of nop insts executed
|
|
system.cpu.iew.exec_refs 31430926 # number of memory reference insts executed
|
|
system.cpu.iew.exec_branches 12487406 # Number of branches executed
|
|
system.cpu.iew.exec_stores 7163535 # Number of stores executed
|
|
system.cpu.iew.exec_rate 2.245497 # Inst execution rate
|
|
system.cpu.iew.wb_sent 97642114 # cumulative count of insts sent to commit
|
|
system.cpu.iew.wb_count 96953004 # cumulative count of insts written-back
|
|
system.cpu.iew.wb_producers 66984387 # num instructions producing a value
|
|
system.cpu.iew.wb_consumers 95000699 # num instructions consuming a value
|
|
system.cpu.iew.wb_rate 2.211828 # insts written-back per cycle
|
|
system.cpu.iew.wb_fanout 0.705094 # average fanout of values written-back
|
|
system.cpu.commit.commitSquashedInsts 30880053 # The number of squashed insts skipped by commit
|
|
system.cpu.commit.commitNonSpecStalls 389 # The number of times commit has been forced to stall to communicate backwards
|
|
system.cpu.commit.branchMispredicts 914663 # The number of times a branch was mispredicted
|
|
system.cpu.commit.committed_per_cycle::samples 39095166 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::mean 2.350752 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::stdev 2.921213 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::0 14698751 37.60% 37.60% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::1 8546224 21.86% 59.46% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::2 3864207 9.88% 69.34% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::3 1928510 4.93% 74.27% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::4 1372257 3.51% 77.78% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::5 1004424 2.57% 80.35% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::6 690640 1.77% 82.12% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::7 733325 1.88% 84.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::8 6256828 16.00% 100.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::total 39095166 # Number of insts commited each cycle
|
|
system.cpu.commit.committedInsts 91903055 # Number of instructions committed
|
|
system.cpu.commit.committedOps 91903055 # Number of ops (including micro ops) committed
|
|
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
|
|
system.cpu.commit.refs 26497301 # Number of memory references committed
|
|
system.cpu.commit.loads 19996198 # Number of loads committed
|
|
system.cpu.commit.membars 0 # Number of memory barriers committed
|
|
system.cpu.commit.branches 10240685 # Number of branches committed
|
|
system.cpu.commit.fp_insts 6862061 # Number of committed floating point instructions.
|
|
system.cpu.commit.int_insts 79581076 # Number of committed integer instructions.
|
|
system.cpu.commit.function_calls 1029620 # Number of function calls committed.
|
|
system.cpu.commit.op_class_0::No_OpClass 7723353 8.40% 8.40% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IntAlu 51001453 55.49% 63.90% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IntMult 458252 0.50% 64.40% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IntDiv 0 0.00% 64.40% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatAdd 2732553 2.97% 67.37% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatCmp 104605 0.11% 67.48% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatCvt 2333953 2.54% 70.02% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatMult 296445 0.32% 70.35% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatDiv 754822 0.82% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatSqrt 318 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdMult 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdShift 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 71.17% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::MemRead 19996198 21.76% 92.93% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::MemWrite 6501103 7.07% 100.00% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::total 91903055 # Class of committed instruction
|
|
system.cpu.commit.bw_lim_events 6256828 # number cycles where commit BW limit reached
|
|
system.cpu.rob.rob_reads 155620406 # The number of ROB reads
|
|
system.cpu.rob.rob_writes 250114778 # The number of ROB writes
|
|
system.cpu.timesIdled 4635 # Number of times that the entire CPU went into an idle state and unscheduled itself
|
|
system.cpu.idleCycles 245690 # Total number of cycles that the CPU has spent unscheduled due to idling
|
|
system.cpu.committedInsts 84179709 # Number of Instructions Simulated
|
|
system.cpu.committedOps 84179709 # Number of Ops (including micro ops) Simulated
|
|
system.cpu.cpi 0.520718 # CPI: Cycles Per Instruction
|
|
system.cpu.cpi_total 0.520718 # CPI: Total CPI of All Threads
|
|
system.cpu.ipc 1.920426 # IPC: Instructions Per Cycle
|
|
system.cpu.ipc_total 1.920426 # IPC: Total IPC of All Threads
|
|
system.cpu.int_regfile_reads 132978272 # number of integer regfile reads
|
|
system.cpu.int_regfile_writes 72916434 # number of integer regfile writes
|
|
system.cpu.fp_regfile_reads 6252591 # number of floating regfile reads
|
|
system.cpu.fp_regfile_writes 6155476 # number of floating regfile writes
|
|
system.cpu.misc_regfile_reads 719142 # number of misc regfile reads
|
|
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
|
|
system.cpu.dcache.tags.replacements 158 # number of replacements
|
|
system.cpu.dcache.tags.tagsinuse 1457.328310 # Cycle average of tags in use
|
|
system.cpu.dcache.tags.total_refs 28591208 # Total number of references to valid blocks.
|
|
system.cpu.dcache.tags.sampled_refs 2244 # Sample count of references to valid blocks.
|
|
system.cpu.dcache.tags.avg_refs 12741.180036 # Average number of references to valid blocks.
|
|
system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.dcache.tags.occ_blocks::cpu.data 1457.328310 # Average occupied blocks per requestor
|
|
system.cpu.dcache.tags.occ_percent::cpu.data 0.355793 # Average percentage of cache occupancy
|
|
system.cpu.dcache.tags.occ_percent::total 0.355793 # Average percentage of cache occupancy
|
|
system.cpu.dcache.tags.occ_task_id_blocks::1024 2086 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::0 25 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::1 130 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::2 542 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::4 1389 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.occ_task_id_percent::1024 0.509277 # Percentage of cache occupancy per task id
|
|
system.cpu.dcache.tags.tag_accesses 57203742 # Number of tag accesses
|
|
system.cpu.dcache.tags.data_accesses 57203742 # Number of data accesses
|
|
system.cpu.dcache.ReadReq_hits::cpu.data 22098137 # number of ReadReq hits
|
|
system.cpu.dcache.ReadReq_hits::total 22098137 # number of ReadReq hits
|
|
system.cpu.dcache.WriteReq_hits::cpu.data 6492614 # number of WriteReq hits
|
|
system.cpu.dcache.WriteReq_hits::total 6492614 # number of WriteReq hits
|
|
system.cpu.dcache.LoadLockedReq_hits::cpu.data 457 # number of LoadLockedReq hits
|
|
system.cpu.dcache.LoadLockedReq_hits::total 457 # number of LoadLockedReq hits
|
|
system.cpu.dcache.demand_hits::cpu.data 28590751 # number of demand (read+write) hits
|
|
system.cpu.dcache.demand_hits::total 28590751 # number of demand (read+write) hits
|
|
system.cpu.dcache.overall_hits::cpu.data 28590751 # number of overall hits
|
|
system.cpu.dcache.overall_hits::total 28590751 # number of overall hits
|
|
system.cpu.dcache.ReadReq_misses::cpu.data 1051 # number of ReadReq misses
|
|
system.cpu.dcache.ReadReq_misses::total 1051 # number of ReadReq misses
|
|
system.cpu.dcache.WriteReq_misses::cpu.data 8489 # number of WriteReq misses
|
|
system.cpu.dcache.WriteReq_misses::total 8489 # number of WriteReq misses
|
|
system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses
|
|
system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses
|
|
system.cpu.dcache.demand_misses::cpu.data 9540 # number of demand (read+write) misses
|
|
system.cpu.dcache.demand_misses::total 9540 # number of demand (read+write) misses
|
|
system.cpu.dcache.overall_misses::cpu.data 9540 # number of overall misses
|
|
system.cpu.dcache.overall_misses::total 9540 # number of overall misses
|
|
system.cpu.dcache.ReadReq_miss_latency::cpu.data 72374000 # number of ReadReq miss cycles
|
|
system.cpu.dcache.ReadReq_miss_latency::total 72374000 # number of ReadReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_latency::cpu.data 544060252 # number of WriteReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_latency::total 544060252 # number of WriteReq miss cycles
|
|
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 85000 # number of LoadLockedReq miss cycles
|
|
system.cpu.dcache.LoadLockedReq_miss_latency::total 85000 # number of LoadLockedReq miss cycles
|
|
system.cpu.dcache.demand_miss_latency::cpu.data 616434252 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.demand_miss_latency::total 616434252 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.overall_miss_latency::cpu.data 616434252 # number of overall miss cycles
|
|
system.cpu.dcache.overall_miss_latency::total 616434252 # number of overall miss cycles
|
|
system.cpu.dcache.ReadReq_accesses::cpu.data 22099188 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.ReadReq_accesses::total 22099188 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_accesses::cpu.data 6501103 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_accesses::total 6501103 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 458 # number of LoadLockedReq accesses(hits+misses)
|
|
system.cpu.dcache.LoadLockedReq_accesses::total 458 # number of LoadLockedReq accesses(hits+misses)
|
|
system.cpu.dcache.demand_accesses::cpu.data 28600291 # number of demand (read+write) accesses
|
|
system.cpu.dcache.demand_accesses::total 28600291 # number of demand (read+write) accesses
|
|
system.cpu.dcache.overall_accesses::cpu.data 28600291 # number of overall (read+write) accesses
|
|
system.cpu.dcache.overall_accesses::total 28600291 # number of overall (read+write) accesses
|
|
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000048 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_miss_rate::total 0.000048 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001306 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_miss_rate::total 0.001306 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002183 # miss rate for LoadLockedReq accesses
|
|
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.002183 # miss rate for LoadLockedReq accesses
|
|
system.cpu.dcache.demand_miss_rate::cpu.data 0.000334 # miss rate for demand accesses
|
|
system.cpu.dcache.demand_miss_rate::total 0.000334 # miss rate for demand accesses
|
|
system.cpu.dcache.overall_miss_rate::cpu.data 0.000334 # miss rate for overall accesses
|
|
system.cpu.dcache.overall_miss_rate::total 0.000334 # miss rate for overall accesses
|
|
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68862.036156 # average ReadReq miss latency
|
|
system.cpu.dcache.ReadReq_avg_miss_latency::total 68862.036156 # average ReadReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64090.028507 # average WriteReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_miss_latency::total 64090.028507 # average WriteReq miss latency
|
|
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 85000 # average LoadLockedReq miss latency
|
|
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 85000 # average LoadLockedReq miss latency
|
|
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64615.749686 # average overall miss latency
|
|
system.cpu.dcache.demand_avg_miss_latency::total 64615.749686 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64615.749686 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_miss_latency::total 64615.749686 # average overall miss latency
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 32998 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked_cycles::no_targets 127 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_mshrs 378 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs 87.296296 # average number of cycles each access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets 63.500000 # average number of cycles each access was blocked
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.dcache.writebacks::writebacks 108 # number of writebacks
|
|
system.cpu.dcache.writebacks::total 108 # number of writebacks
|
|
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 544 # number of ReadReq MSHR hits
|
|
system.cpu.dcache.ReadReq_mshr_hits::total 544 # number of ReadReq MSHR hits
|
|
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6753 # number of WriteReq MSHR hits
|
|
system.cpu.dcache.WriteReq_mshr_hits::total 6753 # number of WriteReq MSHR hits
|
|
system.cpu.dcache.demand_mshr_hits::cpu.data 7297 # number of demand (read+write) MSHR hits
|
|
system.cpu.dcache.demand_mshr_hits::total 7297 # number of demand (read+write) MSHR hits
|
|
system.cpu.dcache.overall_mshr_hits::cpu.data 7297 # number of overall MSHR hits
|
|
system.cpu.dcache.overall_mshr_hits::total 7297 # number of overall MSHR hits
|
|
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 507 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.ReadReq_mshr_misses::total 507 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1736 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.WriteReq_mshr_misses::total 1736 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses
|
|
system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses
|
|
system.cpu.dcache.demand_mshr_misses::cpu.data 2243 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.demand_mshr_misses::total 2243 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.overall_mshr_misses::cpu.data 2243 # number of overall MSHR misses
|
|
system.cpu.dcache.overall_mshr_misses::total 2243 # number of overall MSHR misses
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 40562000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency::total 40562000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 135653495 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency::total 135653495 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 84000 # number of LoadLockedReq MSHR miss cycles
|
|
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 84000 # number of LoadLockedReq MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 176215495 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_latency::total 176215495 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 176215495 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_latency::total 176215495 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000023 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000023 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000267 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000267 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.002183 # mshr miss rate for LoadLockedReq accesses
|
|
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.002183 # mshr miss rate for LoadLockedReq accesses
|
|
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000078 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.demand_mshr_miss_rate::total 0.000078 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000078 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.overall_mshr_miss_rate::total 0.000078 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80003.944773 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80003.944773 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78141.414171 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78141.414171 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 84000 # average LoadLockedReq mshr miss latency
|
|
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84000 # average LoadLockedReq mshr miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78562.414177 # average overall mshr miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78562.414177 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78562.414177 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78562.414177 # average overall mshr miss latency
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.icache.tags.replacements 9476 # number of replacements
|
|
system.cpu.icache.tags.tagsinuse 1601.325936 # Cycle average of tags in use
|
|
system.cpu.icache.tags.total_refs 15910465 # Total number of references to valid blocks.
|
|
system.cpu.icache.tags.sampled_refs 11413 # Sample count of references to valid blocks.
|
|
system.cpu.icache.tags.avg_refs 1394.065101 # Average number of references to valid blocks.
|
|
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.icache.tags.occ_blocks::cpu.inst 1601.325936 # Average occupied blocks per requestor
|
|
system.cpu.icache.tags.occ_percent::cpu.inst 0.781897 # Average percentage of cache occupancy
|
|
system.cpu.icache.tags.occ_percent::total 0.781897 # Average percentage of cache occupancy
|
|
system.cpu.icache.tags.occ_task_id_blocks::1024 1937 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::1 180 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::2 752 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::3 5 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::4 944 # Occupied blocks per task id
|
|
system.cpu.icache.tags.occ_task_id_percent::1024 0.945801 # Percentage of cache occupancy per task id
|
|
system.cpu.icache.tags.tag_accesses 31861405 # Number of tag accesses
|
|
system.cpu.icache.tags.data_accesses 31861405 # Number of data accesses
|
|
system.cpu.icache.ReadReq_hits::cpu.inst 15910465 # number of ReadReq hits
|
|
system.cpu.icache.ReadReq_hits::total 15910465 # number of ReadReq hits
|
|
system.cpu.icache.demand_hits::cpu.inst 15910465 # number of demand (read+write) hits
|
|
system.cpu.icache.demand_hits::total 15910465 # number of demand (read+write) hits
|
|
system.cpu.icache.overall_hits::cpu.inst 15910465 # number of overall hits
|
|
system.cpu.icache.overall_hits::total 15910465 # number of overall hits
|
|
system.cpu.icache.ReadReq_misses::cpu.inst 14531 # number of ReadReq misses
|
|
system.cpu.icache.ReadReq_misses::total 14531 # number of ReadReq misses
|
|
system.cpu.icache.demand_misses::cpu.inst 14531 # number of demand (read+write) misses
|
|
system.cpu.icache.demand_misses::total 14531 # number of demand (read+write) misses
|
|
system.cpu.icache.overall_misses::cpu.inst 14531 # number of overall misses
|
|
system.cpu.icache.overall_misses::total 14531 # number of overall misses
|
|
system.cpu.icache.ReadReq_miss_latency::cpu.inst 444593500 # number of ReadReq miss cycles
|
|
system.cpu.icache.ReadReq_miss_latency::total 444593500 # number of ReadReq miss cycles
|
|
system.cpu.icache.demand_miss_latency::cpu.inst 444593500 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.demand_miss_latency::total 444593500 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.overall_miss_latency::cpu.inst 444593500 # number of overall miss cycles
|
|
system.cpu.icache.overall_miss_latency::total 444593500 # number of overall miss cycles
|
|
system.cpu.icache.ReadReq_accesses::cpu.inst 15924996 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.ReadReq_accesses::total 15924996 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.demand_accesses::cpu.inst 15924996 # number of demand (read+write) accesses
|
|
system.cpu.icache.demand_accesses::total 15924996 # number of demand (read+write) accesses
|
|
system.cpu.icache.overall_accesses::cpu.inst 15924996 # number of overall (read+write) accesses
|
|
system.cpu.icache.overall_accesses::total 15924996 # number of overall (read+write) accesses
|
|
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000912 # miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_miss_rate::total 0.000912 # miss rate for ReadReq accesses
|
|
system.cpu.icache.demand_miss_rate::cpu.inst 0.000912 # miss rate for demand accesses
|
|
system.cpu.icache.demand_miss_rate::total 0.000912 # miss rate for demand accesses
|
|
system.cpu.icache.overall_miss_rate::cpu.inst 0.000912 # miss rate for overall accesses
|
|
system.cpu.icache.overall_miss_rate::total 0.000912 # miss rate for overall accesses
|
|
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 30596.208107 # average ReadReq miss latency
|
|
system.cpu.icache.ReadReq_avg_miss_latency::total 30596.208107 # average ReadReq miss latency
|
|
system.cpu.icache.demand_avg_miss_latency::cpu.inst 30596.208107 # average overall miss latency
|
|
system.cpu.icache.demand_avg_miss_latency::total 30596.208107 # average overall miss latency
|
|
system.cpu.icache.overall_avg_miss_latency::cpu.inst 30596.208107 # average overall miss latency
|
|
system.cpu.icache.overall_avg_miss_latency::total 30596.208107 # average overall miss latency
|
|
system.cpu.icache.blocked_cycles::no_mshrs 865 # number of cycles access was blocked
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_mshrs 4 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs 216.250000 # average number of cycles each access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.icache.writebacks::writebacks 9476 # number of writebacks
|
|
system.cpu.icache.writebacks::total 9476 # number of writebacks
|
|
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 3118 # number of ReadReq MSHR hits
|
|
system.cpu.icache.ReadReq_mshr_hits::total 3118 # number of ReadReq MSHR hits
|
|
system.cpu.icache.demand_mshr_hits::cpu.inst 3118 # number of demand (read+write) MSHR hits
|
|
system.cpu.icache.demand_mshr_hits::total 3118 # number of demand (read+write) MSHR hits
|
|
system.cpu.icache.overall_mshr_hits::cpu.inst 3118 # number of overall MSHR hits
|
|
system.cpu.icache.overall_mshr_hits::total 3118 # number of overall MSHR hits
|
|
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 11413 # number of ReadReq MSHR misses
|
|
system.cpu.icache.ReadReq_mshr_misses::total 11413 # number of ReadReq MSHR misses
|
|
system.cpu.icache.demand_mshr_misses::cpu.inst 11413 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.demand_mshr_misses::total 11413 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.overall_mshr_misses::cpu.inst 11413 # number of overall MSHR misses
|
|
system.cpu.icache.overall_mshr_misses::total 11413 # number of overall MSHR misses
|
|
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 335979500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_latency::total 335979500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 335979500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_latency::total 335979500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 335979500 # number of overall MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_latency::total 335979500 # number of overall MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000717 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000717 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000717 # mshr miss rate for demand accesses
|
|
system.cpu.icache.demand_mshr_miss_rate::total 0.000717 # mshr miss rate for demand accesses
|
|
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000717 # mshr miss rate for overall accesses
|
|
system.cpu.icache.overall_mshr_miss_rate::total 0.000717 # mshr miss rate for overall accesses
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29438.315955 # average ReadReq mshr miss latency
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29438.315955 # average ReadReq mshr miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29438.315955 # average overall mshr miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency::total 29438.315955 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29438.315955 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency::total 29438.315955 # average overall mshr miss latency
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.l2cache.tags.replacements 0 # number of replacements
|
|
system.cpu.l2cache.tags.tagsinuse 2397.525400 # Cycle average of tags in use
|
|
system.cpu.l2cache.tags.total_refs 17950 # Total number of references to valid blocks.
|
|
system.cpu.l2cache.tags.sampled_refs 3578 # Sample count of references to valid blocks.
|
|
system.cpu.l2cache.tags.avg_refs 5.016769 # Average number of references to valid blocks.
|
|
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.l2cache.tags.occ_blocks::writebacks 17.688826 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.tags.occ_blocks::cpu.inst 2004.597838 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.tags.occ_blocks::cpu.data 375.238736 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.tags.occ_percent::writebacks 0.000540 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.061175 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_percent::cpu.data 0.011451 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_percent::total 0.073167 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_task_id_blocks::1024 3578 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 71 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 177 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 907 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2421 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.109192 # Percentage of cache occupancy per task id
|
|
system.cpu.l2cache.tags.tag_accesses 191642 # Number of tag accesses
|
|
system.cpu.l2cache.tags.data_accesses 191642 # Number of data accesses
|
|
system.cpu.l2cache.WritebackDirty_hits::writebacks 108 # number of WritebackDirty hits
|
|
system.cpu.l2cache.WritebackDirty_hits::total 108 # number of WritebackDirty hits
|
|
system.cpu.l2cache.WritebackClean_hits::writebacks 9476 # number of WritebackClean hits
|
|
system.cpu.l2cache.WritebackClean_hits::total 9476 # number of WritebackClean hits
|
|
system.cpu.l2cache.ReadExReq_hits::cpu.data 26 # number of ReadExReq hits
|
|
system.cpu.l2cache.ReadExReq_hits::total 26 # number of ReadExReq hits
|
|
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 8355 # number of ReadCleanReq hits
|
|
system.cpu.l2cache.ReadCleanReq_hits::total 8355 # number of ReadCleanReq hits
|
|
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 54 # number of ReadSharedReq hits
|
|
system.cpu.l2cache.ReadSharedReq_hits::total 54 # number of ReadSharedReq hits
|
|
system.cpu.l2cache.demand_hits::cpu.inst 8355 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_hits::cpu.data 80 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_hits::total 8435 # number of demand (read+write) hits
|
|
system.cpu.l2cache.overall_hits::cpu.inst 8355 # number of overall hits
|
|
system.cpu.l2cache.overall_hits::cpu.data 80 # number of overall hits
|
|
system.cpu.l2cache.overall_hits::total 8435 # number of overall hits
|
|
system.cpu.l2cache.ReadExReq_misses::cpu.data 1710 # number of ReadExReq misses
|
|
system.cpu.l2cache.ReadExReq_misses::total 1710 # number of ReadExReq misses
|
|
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3058 # number of ReadCleanReq misses
|
|
system.cpu.l2cache.ReadCleanReq_misses::total 3058 # number of ReadCleanReq misses
|
|
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 454 # number of ReadSharedReq misses
|
|
system.cpu.l2cache.ReadSharedReq_misses::total 454 # number of ReadSharedReq misses
|
|
system.cpu.l2cache.demand_misses::cpu.inst 3058 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_misses::cpu.data 2164 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_misses::total 5222 # number of demand (read+write) misses
|
|
system.cpu.l2cache.overall_misses::cpu.inst 3058 # number of overall misses
|
|
system.cpu.l2cache.overall_misses::cpu.data 2164 # number of overall misses
|
|
system.cpu.l2cache.overall_misses::total 5222 # number of overall misses
|
|
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 132634500 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.ReadExReq_miss_latency::total 132634500 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 230850500 # number of ReadCleanReq miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_miss_latency::total 230850500 # number of ReadCleanReq miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 39300500 # number of ReadSharedReq miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_miss_latency::total 39300500 # number of ReadSharedReq miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::cpu.inst 230850500 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::cpu.data 171935000 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::total 402785500 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::cpu.inst 230850500 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::cpu.data 171935000 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::total 402785500 # number of overall miss cycles
|
|
system.cpu.l2cache.WritebackDirty_accesses::writebacks 108 # number of WritebackDirty accesses(hits+misses)
|
|
system.cpu.l2cache.WritebackDirty_accesses::total 108 # number of WritebackDirty accesses(hits+misses)
|
|
system.cpu.l2cache.WritebackClean_accesses::writebacks 9476 # number of WritebackClean accesses(hits+misses)
|
|
system.cpu.l2cache.WritebackClean_accesses::total 9476 # number of WritebackClean accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1736 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_accesses::total 1736 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 11413 # number of ReadCleanReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadCleanReq_accesses::total 11413 # number of ReadCleanReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 508 # number of ReadSharedReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadSharedReq_accesses::total 508 # number of ReadSharedReq accesses(hits+misses)
|
|
system.cpu.l2cache.demand_accesses::cpu.inst 11413 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_accesses::cpu.data 2244 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_accesses::total 13657 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::cpu.inst 11413 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::cpu.data 2244 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::total 13657 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.985023 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_miss_rate::total 0.985023 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.267940 # miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.267940 # miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.893701 # miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.893701 # miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.267940 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_miss_rate::cpu.data 0.964349 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_miss_rate::total 0.382368 # miss rate for demand accesses
|
|
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.267940 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_miss_rate::cpu.data 0.964349 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_miss_rate::total 0.382368 # miss rate for overall accesses
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77564.035088 # average ReadExReq miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77564.035088 # average ReadExReq miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75490.680183 # average ReadCleanReq miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75490.680183 # average ReadCleanReq miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 86564.977974 # average ReadSharedReq miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 86564.977974 # average ReadSharedReq miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75490.680183 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79452.402957 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::total 77132.420529 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75490.680183 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79452.402957 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::total 77132.420529 # average overall miss latency
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1710 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.ReadExReq_mshr_misses::total 1710 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3058 # number of ReadCleanReq MSHR misses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3058 # number of ReadCleanReq MSHR misses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 454 # number of ReadSharedReq MSHR misses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 454 # number of ReadSharedReq MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3058 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::cpu.data 2164 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::total 5222 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3058 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.data 2164 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::total 5222 # number of overall MSHR misses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 115534500 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 115534500 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 200270500 # number of ReadCleanReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 200270500 # number of ReadCleanReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 34760500 # number of ReadSharedReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 34760500 # number of ReadSharedReq MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 200270500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 150295000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::total 350565500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 200270500 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 150295000 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::total 350565500 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.985023 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.985023 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.267940 # mshr miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.267940 # mshr miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.893701 # mshr miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.893701 # mshr miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.267940 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.964349 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::total 0.382368 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.267940 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964349 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::total 0.382368 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67564.035088 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67564.035088 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65490.680183 # average ReadCleanReq mshr miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65490.680183 # average ReadCleanReq mshr miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76564.977974 # average ReadSharedReq mshr miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76564.977974 # average ReadSharedReq mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65490.680183 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69452.402957 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67132.420529 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65490.680183 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69452.402957 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67132.420529 # average overall mshr miss latency
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.toL2Bus.snoop_filter.tot_requests 23291 # Total number of requests made to the snoop filter.
|
|
system.cpu.toL2Bus.snoop_filter.hit_single_requests 9634 # Number of requests hitting in the snoop filter with a single holder of the requested data.
|
|
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
|
|
system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
|
|
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
|
|
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
|
|
system.cpu.toL2Bus.trans_dist::ReadResp 11921 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::WritebackDirty 108 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::WritebackClean 9476 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::CleanEvict 50 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadExReq 1736 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadExResp 1736 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadCleanReq 11413 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadSharedReq 508 # Transaction distribution
|
|
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 32302 # Packet count per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4646 # Packet count per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_count::total 36948 # Packet count per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1336896 # Cumulative packet size per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 150528 # Cumulative packet size per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_size::total 1487424 # Cumulative packet size per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.snoops 0 # Total snoops (count)
|
|
system.cpu.toL2Bus.snoop_fanout::samples 13657 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::0 13657 100.00% 100.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::total 13657 # Request fanout histogram
|
|
system.cpu.toL2Bus.reqLayer0.occupancy 21229500 # Layer occupancy (ticks)
|
|
system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
|
|
system.cpu.toL2Bus.respLayer0.occupancy 17119500 # Layer occupancy (ticks)
|
|
system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
|
|
system.cpu.toL2Bus.respLayer1.occupancy 3366000 # Layer occupancy (ticks)
|
|
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
|
|
system.membus.trans_dist::ReadResp 3512 # Transaction distribution
|
|
system.membus.trans_dist::ReadExReq 1710 # Transaction distribution
|
|
system.membus.trans_dist::ReadExResp 1710 # Transaction distribution
|
|
system.membus.trans_dist::ReadSharedReq 3512 # Transaction distribution
|
|
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10444 # Packet count per connected master and slave (bytes)
|
|
system.membus.pkt_count::total 10444 # Packet count per connected master and slave (bytes)
|
|
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 334208 # Cumulative packet size per connected master and slave (bytes)
|
|
system.membus.pkt_size::total 334208 # Cumulative packet size per connected master and slave (bytes)
|
|
system.membus.snoops 0 # Total snoops (count)
|
|
system.membus.snoop_fanout::samples 5222 # Request fanout histogram
|
|
system.membus.snoop_fanout::mean 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::0 5222 100.00% 100.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::total 5222 # Request fanout histogram
|
|
system.membus.reqLayer0.occupancy 6271000 # Layer occupancy (ticks)
|
|
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
|
|
system.membus.respLayer1.occupancy 27427000 # Layer occupancy (ticks)
|
|
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
|
|
|
|
---------- End Simulation Statistics ----------
|