00f24ae92c
This makes sure that the address ranges requested for caches and uncached ports don't conflict with each other, and that accesses which are always uncached (message signaled interrupts for instance) don't waste time passing through caches. |
||
---|---|---|
.. | ||
boot | ||
common | ||
example | ||
ruby | ||
splash2 |