147 lines
4.9 KiB
C++
147 lines
4.9 KiB
C++
/*
|
|
* Copyright (c) 2007 The Hewlett-Packard Development Company
|
|
* All rights reserved.
|
|
*
|
|
* The license below extends only to copyright in the software and shall
|
|
* not be construed as granting a license to any other intellectual
|
|
* property including but not limited to intellectual property relating
|
|
* to a hardware implementation of the functionality of the software
|
|
* licensed hereunder. You may use the software subject to the license
|
|
* terms below provided that you ensure that this notice is replicated
|
|
* unmodified and in its entirety in all distributions of the software,
|
|
* modified or unmodified, in source code or in binary form.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Gabe Black
|
|
*/
|
|
|
|
#ifndef __ARCH_X86_UTILITY_HH__
|
|
#define __ARCH_X86_UTILITY_HH__
|
|
|
|
#include "arch/x86/miscregs.hh"
|
|
#include "arch/x86/types.hh"
|
|
#include "base/hashmap.hh"
|
|
#include "base/misc.hh"
|
|
#include "base/types.hh"
|
|
#include "config/full_system.hh"
|
|
#include "cpu/thread_context.hh"
|
|
|
|
class ThreadContext;
|
|
|
|
namespace __hash_namespace {
|
|
template<>
|
|
struct hash<X86ISA::ExtMachInst> {
|
|
size_t operator()(const X86ISA::ExtMachInst &emi) const {
|
|
return (((uint64_t)emi.legacy << 56) |
|
|
((uint64_t)emi.rex << 48) |
|
|
((uint64_t)emi.modRM << 40) |
|
|
((uint64_t)emi.sib << 32) |
|
|
((uint64_t)emi.opcode.num << 24) |
|
|
((uint64_t)emi.opcode.prefixA << 16) |
|
|
((uint64_t)emi.opcode.prefixB << 8) |
|
|
((uint64_t)emi.opcode.op)) ^
|
|
emi.immediate ^ emi.displacement ^
|
|
emi.mode ^
|
|
emi.opSize ^ emi.addrSize ^
|
|
emi.stackSize ^ emi.dispSize;
|
|
};
|
|
};
|
|
}
|
|
|
|
namespace X86ISA
|
|
{
|
|
uint64_t getArgument(ThreadContext *tc, int number, bool fp);
|
|
|
|
static inline bool
|
|
inUserMode(ThreadContext *tc)
|
|
{
|
|
#if FULL_SYSTEM
|
|
HandyM5Reg m5reg = tc->readMiscRegNoEffect(MISCREG_M5_REG);
|
|
return m5reg.cpl == 3;
|
|
#else
|
|
return true;
|
|
#endif
|
|
}
|
|
|
|
inline bool isCallerSaveIntegerRegister(unsigned int reg) {
|
|
panic("register classification not implemented");
|
|
return false;
|
|
}
|
|
|
|
inline bool isCalleeSaveIntegerRegister(unsigned int reg) {
|
|
panic("register classification not implemented");
|
|
return false;
|
|
}
|
|
|
|
inline bool isCallerSaveFloatRegister(unsigned int reg) {
|
|
panic("register classification not implemented");
|
|
return false;
|
|
}
|
|
|
|
inline bool isCalleeSaveFloatRegister(unsigned int reg) {
|
|
panic("register classification not implemented");
|
|
return false;
|
|
}
|
|
|
|
// Instruction address compression hooks
|
|
inline Addr realPCToFetchPC(const Addr &addr)
|
|
{
|
|
return addr;
|
|
}
|
|
|
|
inline Addr fetchPCToRealPC(const Addr &addr)
|
|
{
|
|
return addr;
|
|
}
|
|
|
|
// the size of "fetched" instructions (not necessarily the size
|
|
// of real instructions for PISA)
|
|
inline size_t fetchInstSize()
|
|
{
|
|
return sizeof(MachInst);
|
|
}
|
|
|
|
/**
|
|
* Function to insure ISA semantics about 0 registers.
|
|
* @param tc The thread context.
|
|
*/
|
|
template <class TC>
|
|
void zeroRegisters(TC *tc);
|
|
|
|
#if FULL_SYSTEM
|
|
|
|
void initCPU(ThreadContext *tc, int cpuId);
|
|
|
|
#endif
|
|
|
|
void startupCPU(ThreadContext *tc, int cpuId);
|
|
|
|
void copyRegs(ThreadContext *src, ThreadContext *dest);
|
|
|
|
void copyMiscRegs(ThreadContext *src, ThreadContext *dest);
|
|
};
|
|
|
|
#endif // __ARCH_X86_UTILITY_HH__
|