dc16c1ceb8
This patch adds the ability for an application to request dist-gem5 to begin/ end synchronization using an m5 op. When toggling on sync, all nodes agree on the next sync point based on the maximum of all nodes' ticks. CPUs are suspended until the sync point to avoid sending network messages until sync has been enabled. Toggling off sync acts like a global execution barrier, where all CPUs are disabled until every node reaches the toggle off point. This avoids tricky situations such as one node hitting a toggle off followed by a toggle on before the other nodes hit the first toggle off.
96 lines
4.2 KiB
C++
96 lines
4.2 KiB
C++
/*
|
|
* Copyright (c) 2012 ARM Limited
|
|
* All rights reserved
|
|
*
|
|
* The license below extends only to copyright in the software and shall
|
|
* not be construed as granting a license to any other intellectual
|
|
* property including but not limited to intellectual property relating
|
|
* to a hardware implementation of the functionality of the software
|
|
* licensed hereunder. You may use the software subject to the license
|
|
* terms below provided that you ensure that this notice is replicated
|
|
* unmodified and in its entirety in all distributions of the software,
|
|
* modified or unmodified, in source code or in binary form.
|
|
*
|
|
* Copyright (c) 2003-2006 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Nathan Binkert
|
|
*/
|
|
|
|
#ifndef __SIM_PSEUDO_INST_HH__
|
|
#define __SIM_PSEUDO_INST_HH__
|
|
|
|
class ThreadContext;
|
|
|
|
//We need the "Tick" and "Addr" data types from here
|
|
#include "base/types.hh"
|
|
|
|
namespace PseudoInst {
|
|
|
|
/**
|
|
* Execute a decoded M5 pseudo instruction
|
|
*
|
|
* The ISA-specific code is responsible to decode the pseudo inst
|
|
* function number and subfunction number. After that has been done,
|
|
* the rest of the instruction can be implemented in an ISA-agnostic
|
|
* manner using the ISA-specific getArguments functions.
|
|
*
|
|
* @param func M5 pseudo op major function number (see utility/m5/m5ops.h)
|
|
* @param subfunc M5 minor function number. Mainly used for annotations.
|
|
*/
|
|
uint64_t pseudoInst(ThreadContext *tc, uint8_t func, uint8_t subfunc);
|
|
|
|
void arm(ThreadContext *tc);
|
|
void quiesce(ThreadContext *tc);
|
|
void quiesceSkip(ThreadContext *tc);
|
|
void quiesceNs(ThreadContext *tc, uint64_t ns);
|
|
void quiesceCycles(ThreadContext *tc, uint64_t cycles);
|
|
uint64_t quiesceTime(ThreadContext *tc);
|
|
uint64_t readfile(ThreadContext *tc, Addr vaddr, uint64_t len,
|
|
uint64_t offset);
|
|
uint64_t writefile(ThreadContext *tc, Addr vaddr, uint64_t len,
|
|
uint64_t offset, Addr filenameAddr);
|
|
void loadsymbol(ThreadContext *xc);
|
|
void addsymbol(ThreadContext *tc, Addr addr, Addr symbolAddr);
|
|
uint64_t initParam(ThreadContext *xc, uint64_t key_str1, uint64_t key_str2);
|
|
uint64_t rpns(ThreadContext *tc);
|
|
void wakeCPU(ThreadContext *tc, uint64_t cpuid);
|
|
void m5exit(ThreadContext *tc, Tick delay);
|
|
void m5fail(ThreadContext *tc, Tick delay, uint64_t code);
|
|
void resetstats(ThreadContext *tc, Tick delay, Tick period);
|
|
void dumpstats(ThreadContext *tc, Tick delay, Tick period);
|
|
void dumpresetstats(ThreadContext *tc, Tick delay, Tick period);
|
|
void m5checkpoint(ThreadContext *tc, Tick delay, Tick period);
|
|
void debugbreak(ThreadContext *tc);
|
|
void switchcpu(ThreadContext *tc);
|
|
void workbegin(ThreadContext *tc, uint64_t workid, uint64_t threadid);
|
|
void workend(ThreadContext *tc, uint64_t workid, uint64_t threadid);
|
|
void togglesync(ThreadContext *tc);
|
|
|
|
} // namespace PseudoInst
|
|
|
|
#endif // __SIM_PSEUDO_INST_HH__
|