107 lines
3.2 KiB
C++
107 lines
3.2 KiB
C++
/*
|
|
* Copyright (c) 2014-2015 Advanced Micro Devices, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* For use for simulation and test purposes only
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
* this list of conditions and the following disclaimer.
|
|
*
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* 3. Neither the name of the copyright holder nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Author: Anthony Gutierrez, Sooraj Puthoor
|
|
*/
|
|
|
|
#include "gpu-compute/fetch_stage.hh"
|
|
|
|
#include "gpu-compute/compute_unit.hh"
|
|
#include "gpu-compute/wavefront.hh"
|
|
|
|
FetchStage::FetchStage(const ComputeUnitParams* p) : numSIMDs(p->num_SIMDs),
|
|
computeUnit(nullptr)
|
|
{
|
|
for (int j = 0; j < numSIMDs; ++j) {
|
|
FetchUnit newFetchUnit(p);
|
|
fetchUnit.push_back(newFetchUnit);
|
|
}
|
|
}
|
|
|
|
FetchStage::~FetchStage()
|
|
{
|
|
fetchUnit.clear();
|
|
}
|
|
|
|
void
|
|
FetchStage::init(ComputeUnit *cu)
|
|
{
|
|
computeUnit = cu;
|
|
_name = computeUnit->name() + ".FetchStage";
|
|
|
|
for (int j = 0; j < numSIMDs; ++j) {
|
|
fetchUnit[j].bindWaveList(&computeUnit->wfList[j]);
|
|
fetchUnit[j].init(computeUnit);
|
|
}
|
|
}
|
|
|
|
void
|
|
FetchStage::exec()
|
|
{
|
|
for (int j = 0; j < numSIMDs; ++j) {
|
|
fetchUnit[j].exec();
|
|
}
|
|
}
|
|
|
|
void
|
|
FetchStage::processFetchReturn(PacketPtr pkt)
|
|
{
|
|
ComputeUnit::SQCPort::SenderState *sender_state =
|
|
safe_cast<ComputeUnit::SQCPort::SenderState*>(pkt->senderState);
|
|
|
|
Wavefront *wavefront = sender_state->wavefront;
|
|
|
|
const unsigned num_instructions = pkt->req->getSize() /
|
|
sizeof(TheGpuISA::RawMachInst);
|
|
|
|
instFetchInstReturned.sample(num_instructions);
|
|
uint32_t simdId = wavefront->simdId;
|
|
fetchUnit[simdId].processFetchReturn(pkt);
|
|
}
|
|
|
|
void
|
|
FetchStage::fetch(PacketPtr pkt, Wavefront *wavefront)
|
|
{
|
|
fetchUnit[wavefront->simdId].fetch(pkt, wavefront);
|
|
}
|
|
|
|
void
|
|
FetchStage::regStats()
|
|
{
|
|
instFetchInstReturned
|
|
.init(1, 32, 1)
|
|
.name(name() + ".inst_fetch_instr_returned")
|
|
.desc("For each instruction fetch request recieved record how many "
|
|
"instructions you got from it")
|
|
;
|
|
}
|