This website requires JavaScript.
Explore
Help
Sign In
sanchayanmaity
/
gem5
Watch
1
Star
0
Fork
You've already forked gem5
0
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
CS570
gem5
/
build_opts
/
X86_MESI_Two_Level
4 lines
100 B
Plaintext
Raw
Permalink
Blame
History
TARGET_ISA = 'x86'
CPU_MODELS = 'TimingSimpleCPU,O3CPU,AtomicSimpleCPU'
PROTOCOL = 'MESI_Two_Level'
Reference in New Issue
View Git Blame
Copy Permalink