sanchayanmaity
/
gem5
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
gem5/build_opts/ARM

4 lines
105 B
Plaintext
Raw Permalink Blame History

TARGET_ISA = 'arm'
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,MinorCPU'
PROTOCOL = 'MI_example'
Reference in New Issue View Git Blame Copy Permalink