---------- Begin Simulation Statistics ---------- global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. global.BPredUnit.BTBHits 538 # Number of BTB hits global.BPredUnit.BTBLookups 1681 # Number of BTB lookups global.BPredUnit.RASInCorrect 51 # Number of incorrect RAS predictions. global.BPredUnit.condIncorrect 412 # Number of conditional branches incorrect global.BPredUnit.condPredicted 1149 # Number of conditional branches predicted global.BPredUnit.lookups 1984 # Number of BP lookups global.BPredUnit.usedRAS 275 # Number of times the RAS was used to get a target. host_inst_rate 62494 # Simulator instruction rate (inst/s) host_mem_usage 196896 # Number of bytes of host memory used host_seconds 0.09 # Real time elapsed on the host host_tick_rate 50069310 # Simulator tick rate (ticks/s) memdepunit.memDep.conflictingLoads 10 # Number of conflicting loads. memdepunit.memDep.conflictingStores 121 # Number of conflicting stores. memdepunit.memDep.insertedLoads 1979 # Number of loads inserted to the mem dependence unit. memdepunit.memDep.insertedStores 1190 # Number of stores inserted to the mem dependence unit. sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 5623 # Number of instructions simulated sim_seconds 0.000005 # Number of seconds simulated sim_ticks 4515000 # Number of ticks simulated system.cpu.commit.COM:branches 862 # Number of branches committed system.cpu.commit.COM:bw_lim_events 81 # number cycles where commit BW limit reached system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle system.cpu.commit.COM:committed_per_cycle.samples 8177 system.cpu.commit.COM:committed_per_cycle.min_value 0 0 5854 7159.10% 1 1205 1473.65% 2 403 492.85% 3 188 229.91% 4 133 162.65% 5 98 119.85% 6 110 134.52% 7 105 128.41% 8 81 99.06% system.cpu.commit.COM:committed_per_cycle.max_value 8 system.cpu.commit.COM:committed_per_cycle.end_dist system.cpu.commit.COM:count 5640 # Number of instructions committed system.cpu.commit.COM:loads 979 # Number of loads committed system.cpu.commit.COM:membars 0 # Number of memory barriers committed system.cpu.commit.COM:refs 1791 # Number of memory references committed system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed system.cpu.commit.branchMispredicts 339 # The number of times a branch was mispredicted system.cpu.commit.commitCommittedInsts 5640 # The number of committed instructions system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.commitSquashedInsts 4015 # The number of squashed insts skipped by commit system.cpu.committedInsts 5623 # Number of Instructions Simulated system.cpu.committedInsts_total 5623 # Number of Instructions Simulated system.cpu.cpi 1.584030 # CPI: Cycles Per Instruction system.cpu.cpi_total 1.584030 # CPI: Total CPI of All Threads system.cpu.dcache.ReadReq_accesses 1516 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_avg_miss_latency 10550 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency 6350 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_hits 1416 # number of ReadReq hits system.cpu.dcache.ReadReq_miss_latency 1055000 # number of ReadReq miss cycles system.cpu.dcache.ReadReq_miss_rate 0.065963 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_misses 100 # number of ReadReq misses system.cpu.dcache.ReadReq_mshr_hits 32 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_miss_latency 635000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate 0.065963 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 100 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_accesses 533 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_avg_miss_latency 26660.919540 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency 5781.609195 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_hits 446 # number of WriteReq hits system.cpu.dcache.WriteReq_miss_latency 2319500 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_rate 0.163227 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_misses 87 # number of WriteReq misses system.cpu.dcache.WriteReq_mshr_hits 279 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_miss_latency 503000 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_rate 0.163227 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_misses 87 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles_no_mshrs # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles_no_targets # average number of cycles each access was blocked system.cpu.dcache.avg_refs 10.843931 # Average number of references to valid blocks. system.cpu.dcache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 2049 # number of demand (read+write) accesses system.cpu.dcache.demand_avg_miss_latency 18045.454545 # average overall miss latency system.cpu.dcache.demand_avg_mshr_miss_latency 6085.561497 # average overall mshr miss latency system.cpu.dcache.demand_hits 1862 # number of demand (read+write) hits system.cpu.dcache.demand_miss_latency 3374500 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_rate 0.091264 # miss rate for demand accesses system.cpu.dcache.demand_misses 187 # number of demand (read+write) misses system.cpu.dcache.demand_mshr_hits 311 # number of demand (read+write) MSHR hits system.cpu.dcache.demand_mshr_miss_latency 1138000 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_rate 0.091264 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_misses 187 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.overall_accesses 2049 # number of overall (read+write) accesses system.cpu.dcache.overall_avg_miss_latency 18045.454545 # average overall miss latency system.cpu.dcache.overall_avg_mshr_miss_latency 6085.561497 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency system.cpu.dcache.overall_hits 1862 # number of overall hits system.cpu.dcache.overall_miss_latency 3374500 # number of overall miss cycles system.cpu.dcache.overall_miss_rate 0.091264 # miss rate for overall accesses system.cpu.dcache.overall_misses 187 # number of overall misses system.cpu.dcache.overall_mshr_hits 311 # number of overall MSHR hits system.cpu.dcache.overall_mshr_miss_latency 1138000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_rate 0.091264 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_misses 187 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache system.cpu.dcache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr system.cpu.dcache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue system.cpu.dcache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left system.cpu.dcache.prefetcher.num_hwpf_identified 0 # number of hwpf identified system.cpu.dcache.prefetcher.num_hwpf_issued 0 # number of hwpf issued system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated system.cpu.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time system.cpu.dcache.replacements 0 # number of replacements system.cpu.dcache.sampled_refs 173 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.tagsinuse 111.683956 # Cycle average of tags in use system.cpu.dcache.total_refs 1876 # Total number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.dcache.writebacks 0 # number of writebacks system.cpu.decode.DECODE:BlockedCycles 428 # Number of cycles decode is blocked system.cpu.decode.DECODE:BranchMispred 81 # Number of times decode detected a branch misprediction system.cpu.decode.DECODE:BranchResolved 164 # Number of times decode resolved a branch system.cpu.decode.DECODE:DecodedInsts 11204 # Number of instructions handled by decode system.cpu.decode.DECODE:IdleCycles 5725 # Number of cycles decode is idle system.cpu.decode.DECODE:RunCycles 1989 # Number of cycles decode is running system.cpu.decode.DECODE:SquashCycles 729 # Number of cycles decode is squashing system.cpu.decode.DECODE:SquashedInsts 235 # Number of squashed instructions handled by decode system.cpu.decode.DECODE:UnblockCycles 36 # Number of cycles decode is unblocking system.cpu.fetch.Branches 1984 # Number of branches that fetch encountered system.cpu.fetch.CacheLines 1520 # Number of cache lines fetched system.cpu.fetch.Cycles 3641 # Number of cycles fetch has run and was not squashing or blocked system.cpu.fetch.IcacheSquashes 230 # Number of outstanding Icache misses that were squashed system.cpu.fetch.Insts 12195 # Number of instructions fetch has processed system.cpu.fetch.SquashCycles 444 # Number of cycles fetch has spent squashing system.cpu.fetch.branchRate 0.222746 # Number of branch fetches per cycle system.cpu.fetch.icacheStallCycles 1520 # Number of cycles fetch is stalled on an Icache miss system.cpu.fetch.predictedBranches 813 # Number of branches that fetch has predicted taken system.cpu.fetch.rate 1.369148 # Number of inst fetches per cycle system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist.samples 8907 system.cpu.fetch.rateDist.min_value 0 0 6787 7619.85% 1 178 199.84% 2 167 187.49% 3 149 167.28% 4 210 235.77% 5 157 176.27% 6 180 202.09% 7 101 113.39% 8 978 1098.01% system.cpu.fetch.rateDist.max_value 8 system.cpu.fetch.rateDist.end_dist system.cpu.icache.ReadReq_accesses 1497 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_avg_miss_latency 7812.101911 # average ReadReq miss latency system.cpu.icache.ReadReq_avg_mshr_miss_latency 5500 # average ReadReq mshr miss latency system.cpu.icache.ReadReq_hits 1183 # number of ReadReq hits system.cpu.icache.ReadReq_miss_latency 2453000 # number of ReadReq miss cycles system.cpu.icache.ReadReq_miss_rate 0.209753 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_misses 314 # number of ReadReq misses system.cpu.icache.ReadReq_mshr_hits 23 # number of ReadReq MSHR hits system.cpu.icache.ReadReq_mshr_miss_latency 1727000 # number of ReadReq MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.209753 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_misses 314 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles_no_mshrs # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles_no_targets # average number of cycles each access was blocked system.cpu.icache.avg_refs 3.767516 # Average number of references to valid blocks. system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.demand_accesses 1497 # number of demand (read+write) accesses system.cpu.icache.demand_avg_miss_latency 7812.101911 # average overall miss latency system.cpu.icache.demand_avg_mshr_miss_latency 5500 # average overall mshr miss latency system.cpu.icache.demand_hits 1183 # number of demand (read+write) hits system.cpu.icache.demand_miss_latency 2453000 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_rate 0.209753 # miss rate for demand accesses system.cpu.icache.demand_misses 314 # number of demand (read+write) misses system.cpu.icache.demand_mshr_hits 23 # number of demand (read+write) MSHR hits system.cpu.icache.demand_mshr_miss_latency 1727000 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_rate 0.209753 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_misses 314 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.overall_accesses 1497 # number of overall (read+write) accesses system.cpu.icache.overall_avg_miss_latency 7812.101911 # average overall miss latency system.cpu.icache.overall_avg_mshr_miss_latency 5500 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency system.cpu.icache.overall_hits 1183 # number of overall hits system.cpu.icache.overall_miss_latency 2453000 # number of overall miss cycles system.cpu.icache.overall_miss_rate 0.209753 # miss rate for overall accesses system.cpu.icache.overall_misses 314 # number of overall misses system.cpu.icache.overall_mshr_hits 23 # number of overall MSHR hits system.cpu.icache.overall_mshr_miss_latency 1727000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_rate 0.209753 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_misses 314 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache system.cpu.icache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr system.cpu.icache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue system.cpu.icache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left system.cpu.icache.prefetcher.num_hwpf_identified 0 # number of hwpf identified system.cpu.icache.prefetcher.num_hwpf_issued 0 # number of hwpf issued system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated system.cpu.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time system.cpu.icache.replacements 0 # number of replacements system.cpu.icache.sampled_refs 314 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.tagsinuse 165.376334 # Cycle average of tags in use system.cpu.icache.total_refs 1183 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks system.cpu.idleCycles 88946 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.iew.EXEC:branches 1172 # Number of branches executed system.cpu.iew.EXEC:nop 45 # number of nop insts executed system.cpu.iew.EXEC:rate 0.880207 # Inst execution rate system.cpu.iew.EXEC:refs 2591 # number of memory reference insts executed system.cpu.iew.EXEC:stores 974 # Number of stores executed system.cpu.iew.EXEC:swp 0 # number of swp insts executed system.cpu.iew.WB:consumers 5292 # num instructions consuming a value system.cpu.iew.WB:count 7505 # cumulative count of insts written-back system.cpu.iew.WB:fanout 0.745276 # average fanout of values written-back system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.WB:producers 3944 # num instructions producing a value system.cpu.iew.WB:rate 0.842596 # insts written-back per cycle system.cpu.iew.WB:sent 7591 # cumulative count of insts sent to commit system.cpu.iew.branchMispredicts 401 # Number of branch mispredicts detected at execute system.cpu.iew.iewBlockCycles 4 # Number of cycles IEW is blocking system.cpu.iew.iewDispLoadInsts 1979 # Number of dispatched load instructions system.cpu.iew.iewDispNonSpecInsts 23 # Number of dispatched non-speculative instructions system.cpu.iew.iewDispSquashedInsts 194 # Number of squashed instructions skipped by dispatch system.cpu.iew.iewDispStoreInsts 1190 # Number of dispatched store instructions system.cpu.iew.iewDispatchedInsts 9672 # Number of instructions dispatched to IQ system.cpu.iew.iewExecLoadInsts 1617 # Number of load instructions executed system.cpu.iew.iewExecSquashedInsts 358 # Number of squashed instructions skipped in execute system.cpu.iew.iewExecutedInsts 7840 # Number of executed instructions system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall system.cpu.iew.iewSquashCycles 729 # Number of cycles IEW is squashing system.cpu.iew.iewUnblockCycles 0 # Number of cycles IEW is unblocking system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.lsq.thread.0.forwLoads 47 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread.0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread.0.memOrderViolation 66 # Number of memory ordering violations system.cpu.iew.lsq.thread.0.rescheduledLoads 1 # Number of loads that were rescheduled system.cpu.iew.lsq.thread.0.squashedLoads 1000 # Number of loads squashed system.cpu.iew.lsq.thread.0.squashedStores 378 # Number of stores squashed system.cpu.iew.memOrderViolationEvents 66 # Number of memory order violations system.cpu.iew.predictedNotTakenIncorrect 294 # Number of branches that were predicted not taken incorrectly system.cpu.iew.predictedTakenIncorrect 107 # Number of branches that were predicted taken incorrectly system.cpu.ipc 0.631301 # IPC: Instructions Per Cycle system.cpu.ipc_total 0.631301 # IPC: Total IPC of All Threads system.cpu.iq.ISSUE:FU_type_0 8198 # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.start_dist No_OpClass 2 0.02% # Type of FU issued IntAlu 5452 66.50% # Type of FU issued IntMult 1 0.01% # Type of FU issued IntDiv 0 0.00% # Type of FU issued FloatAdd 2 0.02% # Type of FU issued FloatCmp 0 0.00% # Type of FU issued FloatCvt 0 0.00% # Type of FU issued FloatMult 0 0.00% # Type of FU issued FloatDiv 0 0.00% # Type of FU issued FloatSqrt 0 0.00% # Type of FU issued MemRead 1744 21.27% # Type of FU issued MemWrite 997 12.16% # Type of FU issued IprAccess 0 0.00% # Type of FU issued InstPrefetch 0 0.00% # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.end_dist system.cpu.iq.ISSUE:fu_busy_cnt 102 # FU busy when requested system.cpu.iq.ISSUE:fu_busy_rate 0.012442 # FU busy rate (busy events/executed inst) system.cpu.iq.ISSUE:fu_full.start_dist No_OpClass 0 0.00% # attempts to use FU when none available IntAlu 0 0.00% # attempts to use FU when none available IntMult 0 0.00% # attempts to use FU when none available IntDiv 0 0.00% # attempts to use FU when none available FloatAdd 0 0.00% # attempts to use FU when none available FloatCmp 0 0.00% # attempts to use FU when none available FloatCvt 0 0.00% # attempts to use FU when none available FloatMult 0 0.00% # attempts to use FU when none available FloatDiv 0 0.00% # attempts to use FU when none available FloatSqrt 0 0.00% # attempts to use FU when none available MemRead 67 65.69% # attempts to use FU when none available MemWrite 35 34.31% # attempts to use FU when none available IprAccess 0 0.00% # attempts to use FU when none available InstPrefetch 0 0.00% # attempts to use FU when none available system.cpu.iq.ISSUE:fu_full.end_dist system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle system.cpu.iq.ISSUE:issued_per_cycle.samples 8907 system.cpu.iq.ISSUE:issued_per_cycle.min_value 0 0 5630 6320.87% 1 1096 1230.49% 2 792 889.19% 3 582 653.42% 4 464 520.94% 5 200 224.54% 6 99 111.15% 7 30 33.68% 8 14 15.72% system.cpu.iq.ISSUE:issued_per_cycle.max_value 8 system.cpu.iq.ISSUE:issued_per_cycle.end_dist system.cpu.iq.ISSUE:rate 0.920400 # Inst issue rate system.cpu.iq.iqInstsAdded 9604 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqInstsIssued 8198 # Number of instructions issued system.cpu.iq.iqNonSpecInstsAdded 23 # Number of non-speculative instructions added to the IQ system.cpu.iq.iqSquashedInstsExamined 3664 # Number of squashed instructions iterated over during squash; mainly for profiling system.cpu.iq.iqSquashedInstsIssued 22 # Number of squashed instructions issued system.cpu.iq.iqSquashedNonSpecRemoved 6 # Number of squashed non-spec instructions that were removed system.cpu.iq.iqSquashedOperandsExamined 2365 # Number of squashed operands that are examined and possibly removed from graph system.cpu.l2cache.ReadExReq_accesses 73 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_avg_miss_latency 4486.301370 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 2486.301370 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_miss_latency 327500 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_misses 73 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_mshr_miss_latency 181500 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_misses 73 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadReq_accesses 414 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_avg_miss_latency 4450.242718 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2450.242718 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_hits 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_miss_latency 1833500 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_rate 0.995169 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_misses 412 # number of ReadReq misses system.cpu.l2cache.ReadReq_mshr_miss_latency 1009500 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate 0.995169 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_misses 412 # number of ReadReq MSHR misses system.cpu.l2cache.UpgradeReq_accesses 14 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_avg_miss_latency 4214.285714 # average UpgradeReq miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 2214.285714 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_miss_latency 59000 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_misses 14 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_mshr_miss_latency 31000 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_mshr_misses 14 # number of UpgradeReq MSHR misses system.cpu.l2cache.avg_blocked_cycles_no_mshrs # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles_no_targets # average number of cycles each access was blocked system.cpu.l2cache.avg_refs 0.005025 # Average number of references to valid blocks. system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.demand_accesses 487 # number of demand (read+write) accesses system.cpu.l2cache.demand_avg_miss_latency 4455.670103 # average overall miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency 2455.670103 # average overall mshr miss latency system.cpu.l2cache.demand_hits 2 # number of demand (read+write) hits system.cpu.l2cache.demand_miss_latency 2161000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_rate 0.995893 # miss rate for demand accesses system.cpu.l2cache.demand_misses 485 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_miss_latency 1191000 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_rate 0.995893 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_misses 485 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.overall_accesses 487 # number of overall (read+write) accesses system.cpu.l2cache.overall_avg_miss_latency 4455.670103 # average overall miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency 2455.670103 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency system.cpu.l2cache.overall_hits 2 # number of overall hits system.cpu.l2cache.overall_miss_latency 2161000 # number of overall miss cycles system.cpu.l2cache.overall_miss_rate 0.995893 # miss rate for overall accesses system.cpu.l2cache.overall_misses 485 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_miss_latency 1191000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_rate 0.995893 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_misses 485 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache system.cpu.l2cache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr system.cpu.l2cache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue system.cpu.l2cache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left system.cpu.l2cache.prefetcher.num_hwpf_identified 0 # number of hwpf identified system.cpu.l2cache.prefetcher.num_hwpf_issued 0 # number of hwpf issued system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated system.cpu.l2cache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time system.cpu.l2cache.replacements 0 # number of replacements system.cpu.l2cache.sampled_refs 398 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.l2cache.tagsinuse 221.319862 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 0 # number of writebacks system.cpu.numCycles 8907 # number of cpu cycles simulated system.cpu.rename.RENAME:BlockCycles 50 # Number of cycles rename is blocking system.cpu.rename.RENAME:CommittedMaps 4051 # Number of HB maps that are committed system.cpu.rename.RENAME:IdleCycles 5884 # Number of cycles rename is idle system.cpu.rename.RENAME:LSQFullEvents 71 # Number of times rename has blocked due to LSQ full system.cpu.rename.RENAME:RenameLookups 13715 # Number of register rename lookups that rename has made system.cpu.rename.RENAME:RenamedInsts 10735 # Number of instructions processed by rename system.cpu.rename.RENAME:RenamedOperands 8030 # Number of destination operands rename has renamed system.cpu.rename.RENAME:RunCycles 1846 # Number of cycles rename is running system.cpu.rename.RENAME:SquashCycles 729 # Number of cycles rename is squashing system.cpu.rename.RENAME:UnblockCycles 122 # Number of cycles rename is unblocking system.cpu.rename.RENAME:UndoneMaps 3979 # Number of HB maps that are undone due to squashing system.cpu.rename.RENAME:serializeStallCycles 276 # count of cycles rename stalled for serializing inst system.cpu.rename.RENAME:serializingInsts 26 # count of serializing insts renamed system.cpu.rename.RENAME:skidInsts 532 # count of insts added to the skid buffer system.cpu.rename.RENAME:tempSerializingInsts 20 # count of temporary serializing insts renamed system.cpu.timesIdled 54 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.workload.PROG:num_syscalls 17 # Number of system calls ---------- End Simulation Statistics ----------