---------- Begin Simulation Statistics ---------- sim_seconds 0.945613 # Number of seconds simulated sim_ticks 945613126000 # Number of ticks simulated final_tick 945613126000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks host_inst_rate 1407956 # Simulator instruction rate (inst/s) host_op_rate 1917442 # Simulator op (including micro ops) rate (op/s) host_tick_rate 961716087 # Simulator tick rate (ticks/s) host_mem_usage 309672 # Number of bytes of host memory used host_seconds 983.26 # Real time elapsed on the host sim_insts 1384381606 # Number of instructions simulated sim_ops 1885336358 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 5561086004 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 2464405274 # Number of bytes read from this memory system.physmem.bytes_read::total 8025491278 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 5561086004 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 5561086004 # Number of instructions bytes read from this memory system.physmem.bytes_written::cpu.data 1123958396 # Number of bytes written to this memory system.physmem.bytes_written::total 1123958396 # Number of bytes written to this memory system.physmem.num_reads::cpu.inst 1390271501 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 620345398 # Number of read requests responded to by this memory system.physmem.num_reads::total 2010616899 # Number of read requests responded to by this memory system.physmem.num_writes::cpu.data 276945663 # Number of write requests responded to by this memory system.physmem.num_writes::total 276945663 # Number of write requests responded to by this memory system.physmem.bw_read::cpu.inst 5880931484 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.data 2606145374 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::total 8487076858 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu.inst 5880931484 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::total 5880931484 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu.data 1188602786 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::total 1188602786 # Write bandwidth from this memory (bytes/s) system.physmem.bw_total::cpu.inst 5880931484 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.data 3794748160 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::total 9675679644 # Total bandwidth to/from this memory (bytes/s) system.membus.throughput 9675679644 # Throughput (bytes/s) system.membus.data_through_bus 9149449674 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.write_hits 0 # DTB write hits system.cpu.dtb.write_misses 0 # DTB write misses system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.dtb.read_accesses 0 # DTB read accesses system.cpu.dtb.write_accesses 0 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses system.cpu.dtb.hits 0 # DTB hits system.cpu.dtb.misses 0 # DTB misses system.cpu.dtb.accesses 0 # DTB accesses system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.itb.inst_hits 0 # ITB inst hits system.cpu.itb.inst_misses 0 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses system.cpu.itb.inst_accesses 0 # ITB inst accesses system.cpu.itb.hits 0 # DTB hits system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 1411 # Number of system calls system.cpu.numCycles 1891226253 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 1384381606 # Number of instructions committed system.cpu.committedOps 1885336358 # Number of ops (including micro ops) committed system.cpu.num_int_alu_accesses 1653698868 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 52289415 # Number of float alu accesses system.cpu.num_func_calls 80372855 # number of times a function call or return occured system.cpu.num_conditional_control_insts 230619738 # number of instructions that are conditional controls system.cpu.num_int_insts 1653698868 # number of integer instructions system.cpu.num_fp_insts 52289415 # number of float instructions system.cpu.num_int_register_reads 8779152446 # number of times the integer registers were read system.cpu.num_int_register_writes 1874331393 # number of times the integer registers were written system.cpu.num_fp_register_reads 60540850 # number of times the floating registers were read system.cpu.num_fp_register_writes 46777010 # number of times the floating registers were written system.cpu.num_mem_refs 908382479 # number of memory refs system.cpu.num_load_insts 631387181 # Number of load instructions system.cpu.num_store_insts 276995298 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles system.cpu.num_busy_cycles 1891226253 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.Branches 298259106 # Number of branches fetched system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction system.cpu.op_class::IntAlu 930023895 49.33% 49.33% # Class of executed instruction system.cpu.op_class::IntMult 11168279 0.59% 49.92% # Class of executed instruction system.cpu.op_class::IntDiv 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::FloatAdd 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::FloatCmp 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::FloatCvt 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::FloatMult 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::FloatDiv 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::FloatSqrt 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdAdd 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdAddAcc 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdAlu 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdCmp 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdCvt 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdMisc 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdMult 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdMultAcc 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdShift 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdShiftAcc 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdSqrt 0 0.00% 49.92% # Class of executed instruction system.cpu.op_class::SimdFloatAdd 1375288 0.07% 49.99% # Class of executed instruction system.cpu.op_class::SimdFloatAlu 0 0.00% 49.99% # Class of executed instruction system.cpu.op_class::SimdFloatCmp 6876469 0.36% 50.36% # Class of executed instruction system.cpu.op_class::SimdFloatCvt 5501172 0.29% 50.65% # Class of executed instruction system.cpu.op_class::SimdFloatDiv 0 0.00% 50.65% # Class of executed instruction system.cpu.op_class::SimdFloatMisc 22010188 1.17% 51.82% # Class of executed instruction system.cpu.op_class::SimdFloatMult 0 0.00% 51.82% # Class of executed instruction system.cpu.op_class::SimdFloatMultAcc 0 0.00% 51.82% # Class of executed instruction system.cpu.op_class::SimdFloatSqrt 0 0.00% 51.82% # Class of executed instruction system.cpu.op_class::MemRead 631387181 33.49% 85.31% # Class of executed instruction system.cpu.op_class::MemWrite 276995298 14.69% 100.00% # Class of executed instruction system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 1885337770 # Class of executed instruction ---------- End Simulation Statistics ----------