sanchayanmaity/gem5 - Sanchayan Maity's repositories

sanchayanmaity/gem5

Fork 0

Commit graph

Author	SHA1	Message	Date
Chander Sudanthi	61c14da751	O3: Remove hardcoded tgts_per_mshr in O3CPU.py. There are two lines in O3CPU.py that set the dcache and icache tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr. This patch removes these hardcoded lines from O3CPU.py and sets the default L1 cache mshr targets to 20. --HG-- extra : rebase_source : 6f92d950e90496a3102967442814e97dc84db08b	2011-12-01 00:15:22 -08:00
Ali Saidi	ba265abbfd	ARM: Add some MP regressions and clean up the disk images and kernels a bit	2011-08-19 15:08:09 -05:00

Author

SHA1

Message

Date

Chander Sudanthi

61c14da751

O3: Remove hardcoded tgts_per_mshr in O3CPU.py.

There are two lines in O3CPU.py that set the dcache and icache
tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr.
This patch removes these hardcoded lines from O3CPU.py and sets the default
L1 cache mshr targets to 20.

--HG--
extra : rebase_source : 6f92d950e90496a3102967442814e97dc84db08b

2011-12-01 00:15:22 -08:00

Ali Saidi

ba265abbfd

ARM: Add some MP regressions and clean up the disk images and kernels a bit

2011-08-19 15:08:09 -05:00

2 commits