sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

inorder: se compile fixes

Browse source
This commit is contained in:
Korey Sewell 2011-06-19 21:43:42 -04:00
parent e572c01120
commit fe3a2aa4a3
2 changed files with 4 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/cpu/inorder/cpu.cc
View file

@ -702,7 +702,10 @@ InOrderCPU::tick()
++numCycles; ++numCycles;
#if FULL_SYSTEM
checkForInterrupts(); checkForInterrupts();
#endif
bool pipes_idle = true; bool pipes_idle = true;
//Tick each of the stages //Tick each of the stages
for (int stNum=NumStages - 1; stNum >= 0 ; stNum--) { for (int stNum=NumStages - 1; stNum >= 0 ; stNum--) {

2
src/cpu/inorder/resources/cache_unit.cc
View file

@ -454,8 +454,8 @@ CacheUnit::doTLBAccess(DynInstPtr inst, CacheReqPtr cache_req, int acc_size,
// schedule a time to process the tlb miss. // schedule a time to process the tlb miss.
// latency hardcoded to 1 (for now), but will be updated // latency hardcoded to 1 (for now), but will be updated
// when timing translation gets added in // when timing translation gets added in
scheduleEvent(slot_idx, 1);
unsigned slot_idx = cache_req->getSlot(); unsigned slot_idx = cache_req->getSlot();
scheduleEvent(slot_idx, 1);
#endif #endif
// Mark it as complete so it can pass through next stage. // Mark it as complete so it can pass through next stage.