sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Configs: Change Simulation.py to return a subclass of the CPU models rather than the original class. Without this changes elsewhere in the config script (e.g. the DriveSys frequency can change the TestSys frequency.

Browse source 
--HG--
extra : convert_revision : f972207c616590a60a6e103daa5de469cf124b44
This commit is contained in:
Ali Saidi 2008-02-14 16:13:50 -05:00
parent a33a3f7c55
commit fc38e9c630
1 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
configs/common/Simulation.py
View file

@ -1,4 +1,4 @@
# Copyright (c) 2006-2007 The Regents of The University of Michigan # Copyright (c) 2006-2008 The Regents of The University of Michigan
# All rights reserved. # All rights reserved.
# #
# Redistribution and use in source and binary forms, with or without # Redistribution and use in source and binary forms, with or without
@ -37,14 +37,14 @@ def setCPUClass(options):
atomic = False atomic = False
if options.timing: if options.timing:
TmpClass = TimingSimpleCPU class TmpClass(TimingSimpleCPU): pass
elif options.detailed: elif options.detailed:
if not options.caches: if not options.caches:
print "O3 CPU must be used with caches" print "O3 CPU must be used with caches"
sys.exit(1) sys.exit(1)
TmpClass = DerivO3CPU class TmpClass(DerivO3CPU): pass
else: else:
TmpClass = AtomicSimpleCPU class TmpClass(AtomicSimpleCPU): pass
atomic = True atomic = True
CPUClass = None CPUClass = None
@ -53,7 +53,7 @@ def setCPUClass(options):
if not atomic: if not atomic:
if options.checkpoint_restore: if options.checkpoint_restore:
CPUClass = TmpClass CPUClass = TmpClass
TmpClass = AtomicSimpleCPU class TmpClass(AtomicSimpleCPU): pass
else: else:
test_mem_mode = 'timing' test_mem_mode = 'timing'