memtest differences from Derek's changes
This commit is contained in:
Derek Hower
parent
07ea0891f1
commit
f7de30ab1a
File diff suppressed because it is too large
Load diff
|
|
@ -1,76 +1,74 @@
|
|||
["-r", "tests/configs/../../src/mem/ruby/config/MI_example-homogeneous.rb", "-p", "8", "-m", "1", "-s", "1024", "-C", "256", "-A", "2", "-D", "1"]
|
||||
print config: 1
|
||||
system.cpu7: completed 10000 read accesses @7023642
|
||||
system.cpu5: completed 10000 read accesses @7028438
|
||||
system.cpu3: completed 10000 read accesses @7034626
|
||||
system.cpu1: completed 10000 read accesses @7035790
|
||||
system.cpu2: completed 10000 read accesses @7062558
|
||||
system.cpu6: completed 10000 read accesses @7078882
|
||||
system.cpu0: completed 10000 read accesses @7080455
|
||||
system.cpu4: completed 10000 read accesses @7095500
|
||||
system.cpu1: completed 20000 read accesses @12915324
|
||||
system.cpu3: completed 20000 read accesses @12958052
|
||||
system.cpu5: completed 20000 read accesses @12993554
|
||||
system.cpu2: completed 20000 read accesses @13010879
|
||||
system.cpu4: completed 20000 read accesses @13014760
|
||||
system.cpu6: completed 20000 read accesses @13031684
|
||||
system.cpu7: completed 20000 read accesses @13051162
|
||||
system.cpu0: completed 20000 read accesses @13128234
|
||||
system.cpu3: completed 30000 read accesses @18784435
|
||||
system.cpu1: completed 30000 read accesses @18859194
|
||||
system.cpu5: completed 30000 read accesses @18903265
|
||||
system.cpu7: completed 30000 read accesses @18952860
|
||||
system.cpu4: completed 30000 read accesses @18981745
|
||||
system.cpu6: completed 30000 read accesses @18987772
|
||||
system.cpu0: completed 30000 read accesses @18993365
|
||||
system.cpu2: completed 30000 read accesses @18994061
|
||||
system.cpu3: completed 40000 read accesses @24748372
|
||||
system.cpu2: completed 40000 read accesses @24758090
|
||||
system.cpu1: completed 40000 read accesses @24768884
|
||||
system.cpu7: completed 40000 read accesses @24891866
|
||||
system.cpu0: completed 40000 read accesses @24907680
|
||||
system.cpu6: completed 40000 read accesses @24933908
|
||||
system.cpu5: completed 40000 read accesses @24949374
|
||||
system.cpu4: completed 40000 read accesses @24963853
|
||||
system.cpu3: completed 50000 read accesses @30655893
|
||||
system.cpu2: completed 50000 read accesses @30705287
|
||||
system.cpu1: completed 50000 read accesses @30752130
|
||||
system.cpu0: completed 50000 read accesses @30795942
|
||||
system.cpu5: completed 50000 read accesses @30809328
|
||||
system.cpu7: completed 50000 read accesses @30857254
|
||||
system.cpu6: completed 50000 read accesses @30935432
|
||||
system.cpu4: completed 50000 read accesses @30960853
|
||||
system.cpu3: completed 60000 read accesses @36647735
|
||||
system.cpu2: completed 60000 read accesses @36648110
|
||||
system.cpu1: completed 60000 read accesses @36690971
|
||||
system.cpu7: completed 60000 read accesses @36746000
|
||||
system.cpu5: completed 60000 read accesses @36746430
|
||||
system.cpu0: completed 60000 read accesses @36840602
|
||||
system.cpu6: completed 60000 read accesses @36900332
|
||||
system.cpu4: completed 60000 read accesses @36954562
|
||||
system.cpu2: completed 70000 read accesses @42614948
|
||||
system.cpu1: completed 70000 read accesses @42616200
|
||||
system.cpu5: completed 70000 read accesses @42679549
|
||||
system.cpu7: completed 70000 read accesses @42707038
|
||||
system.cpu3: completed 70000 read accesses @42725206
|
||||
system.cpu0: completed 70000 read accesses @42774272
|
||||
system.cpu6: completed 70000 read accesses @42850956
|
||||
system.cpu4: completed 70000 read accesses @42872700
|
||||
system.cpu5: completed 80000 read accesses @48577066
|
||||
system.cpu7: completed 80000 read accesses @48608169
|
||||
system.cpu2: completed 80000 read accesses @48616581
|
||||
system.cpu1: completed 80000 read accesses @48637808
|
||||
system.cpu0: completed 80000 read accesses @48726360
|
||||
system.cpu3: completed 80000 read accesses @48754087
|
||||
system.cpu4: completed 80000 read accesses @48848416
|
||||
system.cpu6: completed 80000 read accesses @48849321
|
||||
system.cpu5: completed 90000 read accesses @54536042
|
||||
system.cpu0: completed 90000 read accesses @54536954
|
||||
system.cpu7: completed 90000 read accesses @54554538
|
||||
system.cpu1: completed 90000 read accesses @54575168
|
||||
system.cpu2: completed 90000 read accesses @54648034
|
||||
system.cpu3: completed 90000 read accesses @54719200
|
||||
system.cpu6: completed 90000 read accesses @54807510
|
||||
system.cpu4: completed 90000 read accesses @54840954
|
||||
system.cpu1: completed 100000 read accesses @60455258
|
||||
["-c", "MOESI_CMP_directory", "-r", "tests/configs/../../src/mem/ruby/config/TwoLevel_SplitL1UnifiedL2.rb", "-p", "8", "-m", "1", "-s", "1024", "-C", "32768", "-A", "8", "-D", "1"]
|
||||
system.cpu0: completed 10000 read accesses @449430
|
||||
system.cpu4: completed 10000 read accesses @459465
|
||||
system.cpu7: completed 10000 read accesses @472231
|
||||
system.cpu1: completed 10000 read accesses @477652
|
||||
system.cpu2: completed 10000 read accesses @477942
|
||||
system.cpu5: completed 10000 read accesses @490692
|
||||
system.cpu6: completed 10000 read accesses @490860
|
||||
system.cpu3: completed 10000 read accesses @498830
|
||||
system.cpu0: completed 20000 read accesses @902454
|
||||
system.cpu4: completed 20000 read accesses @921903
|
||||
system.cpu7: completed 20000 read accesses @943132
|
||||
system.cpu2: completed 20000 read accesses @963224
|
||||
system.cpu1: completed 20000 read accesses @974292
|
||||
system.cpu5: completed 20000 read accesses @979817
|
||||
system.cpu6: completed 20000 read accesses @985156
|
||||
system.cpu3: completed 20000 read accesses @1004197
|
||||
system.cpu0: completed 30000 read accesses @1354388
|
||||
system.cpu4: completed 30000 read accesses @1389321
|
||||
system.cpu7: completed 30000 read accesses @1410714
|
||||
system.cpu2: completed 30000 read accesses @1450104
|
||||
system.cpu5: completed 30000 read accesses @1465068
|
||||
system.cpu1: completed 30000 read accesses @1470940
|
||||
system.cpu6: completed 30000 read accesses @1477854
|
||||
system.cpu3: completed 30000 read accesses @1508078
|
||||
system.cpu0: completed 40000 read accesses @1811799
|
||||
system.cpu4: completed 40000 read accesses @1844299
|
||||
system.cpu7: completed 40000 read accesses @1889814
|
||||
system.cpu2: completed 40000 read accesses @1927073
|
||||
system.cpu1: completed 40000 read accesses @1953874
|
||||
system.cpu5: completed 40000 read accesses @1957168
|
||||
system.cpu6: completed 40000 read accesses @1970748
|
||||
system.cpu3: completed 40000 read accesses @2016002
|
||||
system.cpu0: completed 50000 read accesses @2262162
|
||||
system.cpu4: completed 50000 read accesses @2303172
|
||||
system.cpu7: completed 50000 read accesses @2354840
|
||||
system.cpu2: completed 50000 read accesses @2408362
|
||||
system.cpu1: completed 50000 read accesses @2441228
|
||||
system.cpu5: completed 50000 read accesses @2451414
|
||||
system.cpu6: completed 50000 read accesses @2467657
|
||||
system.cpu3: completed 50000 read accesses @2528058
|
||||
system.cpu0: completed 60000 read accesses @2711396
|
||||
system.cpu4: completed 60000 read accesses @2767668
|
||||
system.cpu7: completed 60000 read accesses @2817212
|
||||
system.cpu2: completed 60000 read accesses @2897042
|
||||
system.cpu1: completed 60000 read accesses @2926178
|
||||
system.cpu5: completed 60000 read accesses @2935676
|
||||
system.cpu6: completed 60000 read accesses @2963110
|
||||
system.cpu3: completed 60000 read accesses @3030360
|
||||
system.cpu0: completed 70000 read accesses @3162444
|
||||
system.cpu4: completed 70000 read accesses @3222154
|
||||
system.cpu7: completed 70000 read accesses @3277574
|
||||
system.cpu2: completed 70000 read accesses @3381865
|
||||
system.cpu1: completed 70000 read accesses @3415612
|
||||
system.cpu5: completed 70000 read accesses @3416504
|
||||
system.cpu6: completed 70000 read accesses @3460152
|
||||
system.cpu3: completed 70000 read accesses @3529552
|
||||
system.cpu0: completed 80000 read accesses @3611998
|
||||
system.cpu4: completed 80000 read accesses @3676108
|
||||
system.cpu7: completed 80000 read accesses @3736694
|
||||
system.cpu2: completed 80000 read accesses @3853296
|
||||
system.cpu5: completed 80000 read accesses @3905416
|
||||
system.cpu1: completed 80000 read accesses @3907045
|
||||
system.cpu6: completed 80000 read accesses @3947118
|
||||
system.cpu3: completed 80000 read accesses @4038186
|
||||
system.cpu0: completed 90000 read accesses @4055478
|
||||
system.cpu4: completed 90000 read accesses @4135882
|
||||
system.cpu7: completed 90000 read accesses @4192986
|
||||
system.cpu2: completed 90000 read accesses @4335194
|
||||
system.cpu5: completed 90000 read accesses @4388557
|
||||
system.cpu1: completed 90000 read accesses @4398614
|
||||
system.cpu6: completed 90000 read accesses @4430678
|
||||
system.cpu0: completed 100000 read accesses @4504972
|
||||
hack: be nice to actually delete the event here
|
||||
|
|
|
|||
|
|
@ -1,5 +1,3 @@
|
|||
Redirecting stdout to build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby/simout
|
||||
Redirecting stderr to build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby/simerr
|
||||
M5 Simulator System
|
||||
|
||||
Copyright (c) 2001-2008
|
||||
|
|
@ -7,11 +5,11 @@ The Regents of The University of Michigan
|
|||
All Rights Reserved
|
||||
|
||||
|
||||
M5 compiled Nov 18 2009 16:36:52
|
||||
M5 revision c1d634e76817 6798 default qtip tip brad/ruby_memtest_refresh
|
||||
M5 started Nov 18 2009 16:37:05
|
||||
M5 executing on cabr0354
|
||||
M5 compiled Jan 19 2010 17:11:57
|
||||
M5 revision 21fbf0412e0d 6840 default tip
|
||||
M5 started Jan 19 2010 17:12:00
|
||||
M5 executing on bluedevil.cs.wisc.edu
|
||||
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby -re tests/run.py build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
Exiting @ tick 60455258 because maximum number of loads reached
|
||||
Exiting @ tick 4504972 because maximum number of loads reached
|
||||
|
|
|
|||
|
|
@ -1,34 +1,34 @@
|
|||
|
||||
---------- Begin Simulation Statistics ----------
|
||||
host_mem_usage 2438776 # Number of bytes of host memory used
|
||||
host_seconds 3924.24 # Real time elapsed on the host
|
||||
host_tick_rate 15406 # Simulator tick rate (ticks/s)
|
||||
host_mem_usage 1414304 # Number of bytes of host memory used
|
||||
host_seconds 219.48 # Real time elapsed on the host
|
||||
host_tick_rate 20525 # Simulator tick rate (ticks/s)
|
||||
sim_freq 1000000000000 # Frequency of simulated ticks
|
||||
sim_seconds 0.000060 # Number of seconds simulated
|
||||
sim_ticks 60455258 # Number of ticks simulated
|
||||
sim_seconds 0.000005 # Number of seconds simulated
|
||||
sim_ticks 4504972 # Number of ticks simulated
|
||||
system.cpu0.num_copies 0 # number of copy accesses completed
|
||||
system.cpu0.num_reads 99982 # number of read accesses completed
|
||||
system.cpu0.num_writes 53168 # number of write accesses completed
|
||||
system.cpu0.num_reads 100000 # number of read accesses completed
|
||||
system.cpu0.num_writes 54115 # number of write accesses completed
|
||||
system.cpu1.num_copies 0 # number of copy accesses completed
|
||||
system.cpu1.num_reads 100000 # number of read accesses completed
|
||||
system.cpu1.num_writes 53657 # number of write accesses completed
|
||||
system.cpu1.num_reads 92132 # number of read accesses completed
|
||||
system.cpu1.num_writes 49991 # number of write accesses completed
|
||||
system.cpu2.num_copies 0 # number of copy accesses completed
|
||||
system.cpu2.num_reads 99758 # number of read accesses completed
|
||||
system.cpu2.num_writes 53630 # number of write accesses completed
|
||||
system.cpu2.num_reads 93521 # number of read accesses completed
|
||||
system.cpu2.num_writes 50418 # number of write accesses completed
|
||||
system.cpu3.num_copies 0 # number of copy accesses completed
|
||||
system.cpu3.num_reads 99707 # number of read accesses completed
|
||||
system.cpu3.num_writes 53628 # number of write accesses completed
|
||||
system.cpu3.num_reads 89205 # number of read accesses completed
|
||||
system.cpu3.num_writes 48106 # number of write accesses completed
|
||||
system.cpu4.num_copies 0 # number of copy accesses completed
|
||||
system.cpu4.num_reads 99425 # number of read accesses completed
|
||||
system.cpu4.num_writes 53969 # number of write accesses completed
|
||||
system.cpu4.num_reads 97961 # number of read accesses completed
|
||||
system.cpu4.num_writes 52598 # number of write accesses completed
|
||||
system.cpu5.num_copies 0 # number of copy accesses completed
|
||||
system.cpu5.num_reads 99810 # number of read accesses completed
|
||||
system.cpu5.num_writes 53444 # number of write accesses completed
|
||||
system.cpu5.num_reads 92452 # number of read accesses completed
|
||||
system.cpu5.num_writes 49744 # number of write accesses completed
|
||||
system.cpu6.num_copies 0 # number of copy accesses completed
|
||||
system.cpu6.num_reads 99532 # number of read accesses completed
|
||||
system.cpu6.num_writes 53907 # number of write accesses completed
|
||||
system.cpu6.num_reads 91570 # number of read accesses completed
|
||||
system.cpu6.num_writes 49935 # number of write accesses completed
|
||||
system.cpu7.num_copies 0 # number of copy accesses completed
|
||||
system.cpu7.num_reads 99819 # number of read accesses completed
|
||||
system.cpu7.num_writes 53668 # number of write accesses completed
|
||||
system.cpu7.num_reads 96862 # number of read accesses completed
|
||||
system.cpu7.num_writes 51935 # number of write accesses completed
|
||||
|
||||
---------- End Simulation Statistics ----------
|
||||
|
|
|
|||
Loading…
Reference in a new issue