From f7885b8f260ca11c2f4a405525d9fc4e554f41a8 Mon Sep 17 00:00:00 2001
From: Ali Saidi <Ali.Saidi@ARM.com>
Date: Tue, 18 Jan 2011 16:30:06 -0600
Subject: [PATCH] ARM/O3: Add regressions for ARM w/ O3 CPU.

---
 .../ref/arm/linux/o3-timing/config.ini        |  517 ++++++
 .../00.gzip/ref/arm/linux/o3-timing/simerr    |   89 ++
 .../00.gzip/ref/arm/linux/o3-timing/simout    |   46 +
 .../00.gzip/ref/arm/linux/o3-timing/stats.txt |  494 ++++++
 .../10.mcf/ref/arm/linux/o3-timing/config.ini |  517 ++++++
 .../10.mcf/ref/arm/linux/o3-timing/simerr     |    3 +
 .../10.mcf/ref/arm/linux/o3-timing/simout     |   31 +
 .../10.mcf/ref/arm/linux/o3-timing/stats.txt  |  486 ++++++
 .../ref/arm/linux/o3-timing/config.ini        |  517 ++++++
 .../20.parser/ref/arm/linux/o3-timing/simerr  |   85 +
 .../20.parser/ref/arm/linux/o3-timing/simout  |   75 +
 .../ref/arm/linux/o3-timing/stats.txt         |  489 ++++++
 .../30.eon/ref/arm/linux/o3-timing/config.ini |  517 ++++++
 .../30.eon/ref/arm/linux/o3-timing/simerr     |  157 ++
 .../30.eon/ref/arm/linux/o3-timing/simout     |   21 +
 .../30.eon/ref/arm/linux/o3-timing/stats.txt  |  486 ++++++
 .../ref/arm/linux/o3-timing/config.ini        |  517 ++++++
 .../40.perlbmk/ref/arm/linux/o3-timing/simerr |    7 +
 .../40.perlbmk/ref/arm/linux/o3-timing/simout | 1393 +++++++++++++++++
 .../ref/arm/linux/o3-timing/stats.txt         |  494 ++++++
 .../ref/arm/linux/o3-timing/config.ini        |  517 ++++++
 .../50.vortex/ref/arm/linux/o3-timing/simerr  |   15 +
 .../50.vortex/ref/arm/linux/o3-timing/simout  |   18 +
 .../ref/arm/linux/o3-timing/stats.txt         |  497 ++++++
 .../ref/arm/linux/o3-timing/config.ini        |  517 ++++++
 .../60.bzip2/ref/arm/linux/o3-timing/simerr   |    3 +
 .../60.bzip2/ref/arm/linux/o3-timing/simout   |   32 +
 .../ref/arm/linux/o3-timing/stats.txt         |  487 ++++++
 .../ref/arm/linux/o3-timing/config.ini        |  517 ++++++
 .../70.twolf/ref/arm/linux/o3-timing/simerr   |    3 +
 .../70.twolf/ref/arm/linux/o3-timing/simout   |   31 +
 .../ref/arm/linux/o3-timing/stats.txt         |  486 ++++++
 .../ref/arm/linux/o3-timing/config.ini        |  517 ++++++
 .../00.hello/ref/arm/linux/o3-timing/simerr   |    3 +
 .../00.hello/ref/arm/linux/o3-timing/simout   |   16 +
 .../ref/arm/linux/o3-timing/stats.txt         |  481 ++++++
 .../ref/arm/linux/simple-timing/config.ini    |  190 +++
 .../ref/arm/linux/simple-timing/simerr        |    3 +
 .../ref/arm/linux/simple-timing/simout        |   16 +
 .../ref/arm/linux/simple-timing/stats.txt     |  244 +++
 40 files changed, 11534 insertions(+)
 create mode 100644 tests/long/00.gzip/ref/arm/linux/o3-timing/config.ini
 create mode 100755 tests/long/00.gzip/ref/arm/linux/o3-timing/simerr
 create mode 100755 tests/long/00.gzip/ref/arm/linux/o3-timing/simout
 create mode 100644 tests/long/00.gzip/ref/arm/linux/o3-timing/stats.txt
 create mode 100644 tests/long/10.mcf/ref/arm/linux/o3-timing/config.ini
 create mode 100755 tests/long/10.mcf/ref/arm/linux/o3-timing/simerr
 create mode 100755 tests/long/10.mcf/ref/arm/linux/o3-timing/simout
 create mode 100644 tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt
 create mode 100644 tests/long/20.parser/ref/arm/linux/o3-timing/config.ini
 create mode 100755 tests/long/20.parser/ref/arm/linux/o3-timing/simerr
 create mode 100755 tests/long/20.parser/ref/arm/linux/o3-timing/simout
 create mode 100644 tests/long/20.parser/ref/arm/linux/o3-timing/stats.txt
 create mode 100644 tests/long/30.eon/ref/arm/linux/o3-timing/config.ini
 create mode 100755 tests/long/30.eon/ref/arm/linux/o3-timing/simerr
 create mode 100755 tests/long/30.eon/ref/arm/linux/o3-timing/simout
 create mode 100644 tests/long/30.eon/ref/arm/linux/o3-timing/stats.txt
 create mode 100644 tests/long/40.perlbmk/ref/arm/linux/o3-timing/config.ini
 create mode 100755 tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr
 create mode 100755 tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout
 create mode 100644 tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
 create mode 100644 tests/long/50.vortex/ref/arm/linux/o3-timing/config.ini
 create mode 100755 tests/long/50.vortex/ref/arm/linux/o3-timing/simerr
 create mode 100755 tests/long/50.vortex/ref/arm/linux/o3-timing/simout
 create mode 100644 tests/long/50.vortex/ref/arm/linux/o3-timing/stats.txt
 create mode 100644 tests/long/60.bzip2/ref/arm/linux/o3-timing/config.ini
 create mode 100755 tests/long/60.bzip2/ref/arm/linux/o3-timing/simerr
 create mode 100755 tests/long/60.bzip2/ref/arm/linux/o3-timing/simout
 create mode 100644 tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt
 create mode 100644 tests/long/70.twolf/ref/arm/linux/o3-timing/config.ini
 create mode 100755 tests/long/70.twolf/ref/arm/linux/o3-timing/simerr
 create mode 100755 tests/long/70.twolf/ref/arm/linux/o3-timing/simout
 create mode 100644 tests/long/70.twolf/ref/arm/linux/o3-timing/stats.txt
 create mode 100644 tests/quick/00.hello/ref/arm/linux/o3-timing/config.ini
 create mode 100755 tests/quick/00.hello/ref/arm/linux/o3-timing/simerr
 create mode 100755 tests/quick/00.hello/ref/arm/linux/o3-timing/simout
 create mode 100644 tests/quick/00.hello/ref/arm/linux/o3-timing/stats.txt
 create mode 100644 tests/quick/00.hello/ref/arm/linux/simple-timing/config.ini
 create mode 100755 tests/quick/00.hello/ref/arm/linux/simple-timing/simerr
 create mode 100755 tests/quick/00.hello/ref/arm/linux/simple-timing/simout
 create mode 100644 tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt

diff --git a/tests/long/00.gzip/ref/arm/linux/o3-timing/config.ini b/tests/long/00.gzip/ref/arm/linux/o3-timing/config.ini
new file mode 100644
index 000000000..1ca0fc2d1
--- /dev/null
+++ b/tests/long/00.gzip/ref/arm/linux/o3-timing/config.ini
@@ -0,0 +1,517 @@
+[root]
+type=Root
+children=system
+dummy=0
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+
+[system.cpu]
+type=DerivO3CPU
+children=dcache dtb fuPool icache itb l2cache toL2Bus tracer workload
+BTBEntries=4096
+BTBTagSize=16
+LFSTSize=1024
+LQEntries=32
+RASSize=16
+SQEntries=32
+SSITSize=1024
+activity=0
+backComSize=5
+cachePorts=200
+checker=Null
+choiceCtrBits=2
+choicePredictorSize=8192
+clock=500
+commitToDecodeDelay=1
+commitToFetchDelay=1
+commitToIEWDelay=1
+commitToRenameDelay=1
+commitWidth=8
+cpu_id=0
+decodeToFetchDelay=1
+decodeToRenameDelay=1
+decodeWidth=8
+defer_registration=false
+dispatchWidth=8
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+fetchToDecodeDelay=1
+fetchTrapLatency=1
+fetchWidth=8
+forwardComSize=5
+fuPool=system.cpu.fuPool
+function_trace=false
+function_trace_start=0
+globalCtrBits=2
+globalHistoryBits=13
+globalPredictorSize=8192
+iewToCommitDelay=1
+iewToDecodeDelay=1
+iewToFetchDelay=1
+iewToRenameDelay=1
+instShiftAmt=2
+issueToExecuteDelay=1
+issueWidth=8
+itb=system.cpu.itb
+localCtrBits=2
+localHistoryBits=11
+localHistoryTableSize=2048
+localPredictorSize=2048
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numIQEntries=64
+numPhysFloatRegs=256
+numPhysIntRegs=256
+numROBEntries=192
+numRobs=1
+numThreads=1
+phase=0
+predType=tournament
+progress_interval=0
+renameToDecodeDelay=1
+renameToFetchDelay=1
+renameToIEWDelay=2
+renameToROBDelay=1
+renameWidth=8
+smtCommitPolicy=RoundRobin
+smtFetchPolicy=SingleThread
+smtIQPolicy=Partitioned
+smtIQThreshold=100
+smtLSQPolicy=Partitioned
+smtLSQThreshold=100
+smtNumFetchingThreads=1
+smtROBPolicy=Partitioned
+smtROBThreshold=100
+squashWidth=8
+system=system
+tracer=system.cpu.tracer
+trapLatency=13
+wbDepth=1
+wbWidth=8
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=ArmTLB
+size=64
+
+[system.cpu.fuPool]
+type=FUPool
+children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
+FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
+
+[system.cpu.fuPool.FUList0]
+type=FUDesc
+children=opList
+count=6
+opList=system.cpu.fuPool.FUList0.opList
+
+[system.cpu.fuPool.FUList0.opList]
+type=OpDesc
+issueLat=1
+opClass=IntAlu
+opLat=1
+
+[system.cpu.fuPool.FUList1]
+type=FUDesc
+children=opList0 opList1
+count=2
+opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
+
+[system.cpu.fuPool.FUList1.opList0]
+type=OpDesc
+issueLat=1
+opClass=IntMult
+opLat=3
+
+[system.cpu.fuPool.FUList1.opList1]
+type=OpDesc
+issueLat=19
+opClass=IntDiv
+opLat=20
+
+[system.cpu.fuPool.FUList2]
+type=FUDesc
+children=opList0 opList1 opList2
+count=4
+opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
+
+[system.cpu.fuPool.FUList2.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatAdd
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList1]
+type=OpDesc
+issueLat=1
+opClass=FloatCmp
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList2]
+type=OpDesc
+issueLat=1
+opClass=FloatCvt
+opLat=2
+
+[system.cpu.fuPool.FUList3]
+type=FUDesc
+children=opList0 opList1 opList2
+count=2
+opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
+
+[system.cpu.fuPool.FUList3.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatMult
+opLat=4
+
+[system.cpu.fuPool.FUList3.opList1]
+type=OpDesc
+issueLat=12
+opClass=FloatDiv
+opLat=12
+
+[system.cpu.fuPool.FUList3.opList2]
+type=OpDesc
+issueLat=24
+opClass=FloatSqrt
+opLat=24
+
+[system.cpu.fuPool.FUList4]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList4.opList
+
+[system.cpu.fuPool.FUList4.opList]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList5]
+type=FUDesc
+children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
+count=4
+opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
+
+[system.cpu.fuPool.FUList5.opList00]
+type=OpDesc
+issueLat=1
+opClass=SimdAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList01]
+type=OpDesc
+issueLat=1
+opClass=SimdAddAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList02]
+type=OpDesc
+issueLat=1
+opClass=SimdAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList03]
+type=OpDesc
+issueLat=1
+opClass=SimdCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList04]
+type=OpDesc
+issueLat=1
+opClass=SimdCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList05]
+type=OpDesc
+issueLat=1
+opClass=SimdMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList06]
+type=OpDesc
+issueLat=1
+opClass=SimdMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList07]
+type=OpDesc
+issueLat=1
+opClass=SimdMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList08]
+type=OpDesc
+issueLat=1
+opClass=SimdShift
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList09]
+type=OpDesc
+issueLat=1
+opClass=SimdShiftAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList10]
+type=OpDesc
+issueLat=1
+opClass=SimdSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList11]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList12]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList13]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList14]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList15]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatDiv
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList16]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList17]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList18]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList19]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList6]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList6.opList
+
+[system.cpu.fuPool.FUList6.opList]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList7]
+type=FUDesc
+children=opList0 opList1
+count=4
+opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
+
+[system.cpu.fuPool.FUList7.opList0]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList7.opList1]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList8]
+type=FUDesc
+children=opList
+count=1
+opList=system.cpu.fuPool.FUList8.opList
+
+[system.cpu.fuPool.FUList8.opList]
+type=OpDesc
+issueLat=3
+opClass=IprAccess
+opLat=3
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=ArmTLB
+size=64
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=gzip input.log 1
+cwd=build/ARM_SE/tests/fast/long/00.gzip/arm/linux/o3-timing
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/gzip
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:134217727
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/long/00.gzip/ref/arm/linux/o3-timing/simerr b/tests/long/00.gzip/ref/arm/linux/o3-timing/simerr
new file mode 100755
index 000000000..859694ad5
--- /dev/null
+++ b/tests/long/00.gzip/ref/arm/linux/o3-timing/simerr
@@ -0,0 +1,89 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+hack: be nice to actually delete the event here
diff --git a/tests/long/00.gzip/ref/arm/linux/o3-timing/simout b/tests/long/00.gzip/ref/arm/linux/o3-timing/simout
new file mode 100755
index 000000000..913163576
--- /dev/null
+++ b/tests/long/00.gzip/ref/arm/linux/o3-timing/simout
@@ -0,0 +1,46 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Jan 11 2011 18:16:01
+M5 revision b39a8457b332 7816 default ext/o3_regressions.patch qtip tip
+M5 started Jan 12 2011 02:01:01
+M5 executing on u200439-lin.austin.arm.com
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/00.gzip/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/00.gzip/arm/linux/o3-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0.  Starting simulation...
+spec_init
+Loading Input Data
+Duplicating 262144 bytes
+Duplicating 524288 bytes
+Input data 1048576 bytes in length
+Compressing Input Data, level 1
+Compressed data 108074 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Compressing Input Data, level 3
+Compressed data 97831 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Compressing Input Data, level 5
+Compressed data 83382 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Compressing Input Data, level 7
+Compressed data 76606 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Compressing Input Data, level 9
+Compressed data 73189 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Tested 1MB buffer: OK!
+Exiting @ tick 216988313500 because target called exit()
diff --git a/tests/long/00.gzip/ref/arm/linux/o3-timing/stats.txt b/tests/long/00.gzip/ref/arm/linux/o3-timing/stats.txt
new file mode 100644
index 000000000..c8f41239c
--- /dev/null
+++ b/tests/long/00.gzip/ref/arm/linux/o3-timing/stats.txt
@@ -0,0 +1,494 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate                                 117336                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 251760                       # Number of bytes of host memory used
+host_seconds                                  5118.46                       # Real time elapsed on the host
+host_tick_rate                               42393313                       # Simulator tick rate (ticks/s)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+sim_insts                                   600581394                       # Number of instructions simulated
+sim_seconds                                  0.216988                       # Number of seconds simulated
+sim_ticks                                216988313500                       # Number of ticks simulated
+system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.BTBHits                 80605282                       # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups              86770000                       # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect                   0                       # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect            3926724                       # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted           92457745                       # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups                 92457745                       # Number of BP lookups
+system.cpu.BPredUnit.usedRAS                        0                       # Number of times the RAS was used to get a target.
+system.cpu.commit.COM:branches               70067581                       # Number of branches committed
+system.cpu.commit.COM:bw_lim_events           7237695                       # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_limited                    0                       # number of insts not committed due to BW limits
+system.cpu.commit.COM:committed_per_cycle::samples    415629341                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::mean     1.444993                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::stdev     1.803103                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0    151329728     36.41%     36.41% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1    131463070     31.63%     68.04% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2     59591076     14.34%     82.38% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3     19300079      4.64%     87.02% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4     16801344      4.04%     91.06% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5     14774924      3.55%     94.62% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6     12865596      3.10%     97.71% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7      2265829      0.55%     98.26% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8      7237695      1.74%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total    415629341                       # Number of insts commited each cycle
+system.cpu.commit.COM:count                 600581394                       # Number of instructions committed
+system.cpu.commit.COM:loads                 148953025                       # Number of loads committed
+system.cpu.commit.COM:membars                       0                       # Number of memory barriers committed
+system.cpu.commit.COM:refs                  219174038                       # Number of memory references committed
+system.cpu.commit.COM:swp_count                     0                       # Number of s/w prefetches committed
+system.cpu.commit.branchMispredicts           4754911                       # The number of times a branch was mispredicted
+system.cpu.commit.commitCommittedInsts      600581394                       # The number of committed instructions
+system.cpu.commit.commitNonSpecStalls            3642                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts       121350527                       # The number of squashed insts skipped by commit
+system.cpu.committedInsts                   600581394                       # Number of Instructions Simulated
+system.cpu.committedInsts_total             600581394                       # Number of Instructions Simulated
+system.cpu.cpi                               0.722594                       # CPI: Cycles Per Instruction
+system.cpu.cpi_total                         0.722594                       # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses          140357692                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 13127.051417                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency  7797.439109                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits              140121331                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency     3102723000                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate          0.001684                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses               236361                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits             40726                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency   1525452000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate     0.001394                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses          195635                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses          69418858                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 17787.356145                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 10360.258061                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits              67933393                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency   26422494996                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate         0.021399                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses             1485465                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits          1237601                       # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency   2567935004                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate     0.003571                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses         247864                       # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs  4386.427788                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs                 469.123189                       # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs              2188                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs      9597504                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.demand_accesses           209776550                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 17147.620024                       # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency  9229.754755                       # average overall mshr miss latency
+system.cpu.dcache.demand_hits               208054724                       # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency     29525217996                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate           0.008208                       # miss rate for demand accesses
+system.cpu.dcache.demand_misses               1721826                       # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits            1278327                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency   4093387004                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate      0.002114                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses           443499                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0                   0.999739                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0           4094.932542                       # Average occupied blocks per context
+system.cpu.dcache.overall_accesses          209776550                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 17147.620024                       # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency  9229.754755                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits              208054724                       # number of overall hits
+system.cpu.dcache.overall_miss_latency    29525217996                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate          0.008208                       # miss rate for overall accesses
+system.cpu.dcache.overall_misses              1721826                       # number of overall misses
+system.cpu.dcache.overall_mshr_hits           1278327                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency   4093387004                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate     0.002114                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses          443499                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements                 439401                       # number of replacements
+system.cpu.dcache.sampled_refs                 443497                       # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse               4094.932542                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                208054727                       # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle               90722000                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks                   394050                       # number of writebacks
+system.cpu.decode.DECODE:BlockedCycles       84141891                       # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts       763382279                       # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles         172756991                       # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles          145179524                       # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles        17468389                       # Number of cycles decode is squashing
+system.cpu.decode.DECODE:UnblockCycles       13550935                       # Number of cycles decode is unblocking
+system.cpu.dtb.accesses                             0                       # DTB accesses
+system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits                                 0                       # DTB hits
+system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.dtb.inst_hits                            0                       # ITB inst hits
+system.cpu.dtb.inst_misses                          0                       # ITB inst misses
+system.cpu.dtb.misses                               0                       # DTB misses
+system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses                        0                       # DTB read accesses
+system.cpu.dtb.read_hits                            0                       # DTB read hits
+system.cpu.dtb.read_misses                          0                       # DTB read misses
+system.cpu.dtb.write_accesses                       0                       # DTB write accesses
+system.cpu.dtb.write_hits                           0                       # DTB write hits
+system.cpu.dtb.write_misses                         0                       # DTB write misses
+system.cpu.fetch.Branches                    92457745                       # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines                  75163464                       # Number of cache lines fetched
+system.cpu.fetch.Cycles                     161721844                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes                803289                       # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts                      727645117                       # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles                 2728                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles                 5447650                       # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate                  0.213048                       # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles           75163464                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches           80605282                       # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate                        1.676692                       # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples          433097730                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean              1.793885                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev             2.871524                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0                271377208     62.66%     62.66% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1                 26620227      6.15%     68.81% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2                 18536414      4.28%     73.09% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3                 23464508      5.42%     78.50% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4                 11465886      2.65%     81.15% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5                 12676535      2.93%     84.08% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6                  5122175      1.18%     85.26% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7                  7816549      1.80%     87.07% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8                 56018228     12.93%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total            433097730                       # Number of instructions fetched each cycle (Total)
+system.cpu.icache.ReadReq_accesses           75163464                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 35391.803279                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 34026.104418                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits               75162549                       # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency       32383500                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate          0.000012                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses                  915                       # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits               168                       # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency     25417500                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate     0.000010                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses             747                       # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_refs               100889.327517                       # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.demand_accesses            75163464                       # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 35391.803279                       # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 34026.104418                       # average overall mshr miss latency
+system.cpu.icache.demand_hits                75162549                       # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency        32383500                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate           0.000012                       # miss rate for demand accesses
+system.cpu.icache.demand_misses                   915                       # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits                168                       # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency     25417500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate      0.000010                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses              747                       # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.icache.occ_%::0                   0.323287                       # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0            662.091545                       # Average occupied blocks per context
+system.cpu.icache.overall_accesses           75163464                       # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 35391.803279                       # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 34026.104418                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits               75162549                       # number of overall hits
+system.cpu.icache.overall_miss_latency       32383500                       # number of overall miss cycles
+system.cpu.icache.overall_miss_rate          0.000012                       # miss rate for overall accesses
+system.cpu.icache.overall_misses                  915                       # number of overall misses
+system.cpu.icache.overall_mshr_hits               168                       # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency     25417500                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate     0.000010                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses             747                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements                     23                       # number of replacements
+system.cpu.icache.sampled_refs                    745                       # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse                662.091545                       # Cycle average of tags in use
+system.cpu.icache.total_refs                 75162549                       # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks                        0                       # number of writebacks
+system.cpu.idleCycles                          878898                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches                 74261584                       # Number of branches executed
+system.cpu.iew.EXEC:nop                             0                       # number of nop insts executed
+system.cpu.iew.EXEC:rate                     1.487821                       # Inst execution rate
+system.cpu.iew.EXEC:refs                    240772759                       # number of memory reference insts executed
+system.cpu.iew.EXEC:stores                   74373435                       # Number of stores executed
+system.cpu.iew.EXEC:swp                             0                       # number of swp insts executed
+system.cpu.iew.WB:consumers                 747728848                       # num instructions consuming a value
+system.cpu.iew.WB:count                     638555092                       # cumulative count of insts written-back
+system.cpu.iew.WB:fanout                     0.593985                       # average fanout of values written-back
+system.cpu.iew.WB:penalized                         0                       # number of instrctions required to write to 'other' IQ
+system.cpu.iew.WB:penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.WB:producers                 444140092                       # num instructions producing a value
+system.cpu.iew.WB:rate                       1.471404                       # insts written-back per cycle
+system.cpu.iew.WB:sent                      640268738                       # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts              5263099                       # Number of branch mispredicts detected at execute
+system.cpu.iew.iewBlockCycles                  938806                       # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts             184696678                       # Number of dispatched load instructions
+system.cpu.iew.iewDispNonSpecInsts               3886                       # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispSquashedInsts           3056895                       # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts             88578802                       # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts           721929575                       # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts             166399324                       # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts           7744433                       # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts             645679694                       # Number of executed instructions
+system.cpu.iew.iewIQFullEvents                  15541                       # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
+system.cpu.iew.iewLSQFullEvents                 10568                       # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles               17468389                       # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles                 68840                       # Number of cycles IEW is unblocking
+system.cpu.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread.0.cacheBlocked         8986                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread.0.forwLoads        24659910                       # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses        40290                       # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.memOrderViolation       927620                       # Number of memory ordering violations
+system.cpu.iew.lsq.thread.0.rescheduledLoads        15164                       # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread.0.squashedLoads     35743652                       # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores     18357789                       # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents         927620                       # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect      1456086                       # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect        3807013                       # Number of branches that were predicted taken incorrectly
+system.cpu.ipc                               1.383903                       # IPC: Instructions Per Cycle
+system.cpu.ipc_total                         1.383903                       # IPC: Total IPC of All Threads
+system.cpu.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu       408584049     62.53%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult           6689      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv               0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd             0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp             0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt             0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv             0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAdd              0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAlu              0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCmp              0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCvt              0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMisc             0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMult             0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShift            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdSqrt             0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc            3      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt            0      0.00%     62.53% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead      168909832     25.85%     88.38% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite      75923554     11.62%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::total        653424127                       # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt               7689778                       # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate             0.011768                       # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:fu_full::No_OpClass             0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu            110226      1.43%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult                0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv                 0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd               0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp               0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt               0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult              0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv               0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt              0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAdd                0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAddAcc             0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAlu                0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCmp                0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCvt                0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMisc               0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMult               0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMultAcc            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShift              0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShiftAcc            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdSqrt               0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAdd            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAlu            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCmp            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCvt            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatDiv            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMisc            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMult            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt            0      0.00%      1.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead          7362915     95.75%     97.18% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite          216637      2.82%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IprAccess              0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:issued_per_cycle::samples    433097730                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean     1.508722                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev     1.485636                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0     131709381     30.41%     30.41% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1     125173843     28.90%     59.31% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2      78416744     18.11%     77.42% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3      46404818     10.71%     88.13% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4      32896297      7.60%     95.73% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5      12946022      2.99%     98.72% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6       3892650      0.90%     99.62% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7        732656      0.17%     99.79% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8        925319      0.21%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::total    433097730                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate                     1.505667                       # Inst issue rate
+system.cpu.iq.iqInstsAdded                  721925689                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued                 653424127                       # Number of instructions issued
+system.cpu.iq.iqNonSpecInstsAdded                3886                       # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqSquashedInstsExamined       120964345                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued            625992                       # Number of squashed instructions issued
+system.cpu.iq.iqSquashedNonSpecRemoved            244                       # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedOperandsExamined    239956902                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.itb.accesses                             0                       # DTB accesses
+system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits                                 0                       # DTB hits
+system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.itb.inst_hits                            0                       # ITB inst hits
+system.cpu.itb.inst_misses                          0                       # ITB inst misses
+system.cpu.itb.misses                               0                       # DTB misses
+system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
+system.cpu.itb.read_hits                            0                       # DTB read hits
+system.cpu.itb.read_misses                          0                       # DTB read misses
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.write_hits                           0                       # DTB write hits
+system.cpu.itb.write_misses                         0                       # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses          247865                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34472.327689                       # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31273.618950                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits              189395                       # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency   2015597000                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate       0.235895                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses             58470                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency   1828568500                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.235895                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses        58470                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses            196377                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34258.171034                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31117.674945                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits                163670                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency    1120482000                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate         0.166552                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses               32707                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits               11                       # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency   1017423500                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate     0.166496                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses          32696                       # number of ReadReq MSHR misses
+system.cpu.l2cache.UpgradeReq_accesses              1                       # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency        31000                       # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_miss_rate             1                       # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_misses                1                       # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency        31000                       # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate            1                       # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_misses            1                       # number of UpgradeReq MSHR misses
+system.cpu.l2cache.Writeback_accesses          394050                       # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits              394050                       # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs  6190.332326                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs                  4.731748                       # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs              331                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs      2049000                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.demand_accesses             444242                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34395.505445                       # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31217.690806                       # average overall mshr miss latency
+system.cpu.l2cache.demand_hits                 353065                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency     3136079000                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate          0.205242                       # miss rate for demand accesses
+system.cpu.l2cache.demand_misses                91177                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits                11                       # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency   2845992000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate     0.205217                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses           91166                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu.l2cache.occ_%::0                  0.056947                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_%::1                  0.488639                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0          1866.034390                       # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1         16011.711399                       # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses            444242                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34395.505445                       # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31217.690806                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits                353065                       # number of overall hits
+system.cpu.l2cache.overall_miss_latency    3136079000                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate         0.205242                       # miss rate for overall accesses
+system.cpu.l2cache.overall_misses               91177                       # number of overall misses
+system.cpu.l2cache.overall_mshr_hits               11                       # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency   2845992000                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate     0.205217                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses          91166                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements                 72987                       # number of replacements
+system.cpu.l2cache.sampled_refs                 88484                       # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse             17877.745789                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                  418684                       # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks                   58152                       # number of writebacks
+system.cpu.memDep0.conflictingLoads          56143840                       # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores         33466008                       # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads            184696678                       # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores            88578802                       # Number of stores inserted to the mem dependence unit.
+system.cpu.numCycles                        433976628                       # number of cpu cycles simulated
+system.cpu.rename.RENAME:BlockCycles         12394432                       # Number of cycles rename is blocking
+system.cpu.rename.RENAME:CommittedMaps      469246940                       # Number of HB maps that are committed
+system.cpu.rename.RENAME:IQFullEvents        63310884                       # Number of times rename has blocked due to IQ full
+system.cpu.rename.RENAME:IdleCycles         190432951                       # Number of cycles rename is idle
+system.cpu.rename.RENAME:LSQFullEvents        3181742                       # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RENAME:ROBFullEvents              1                       # Number of times rename has blocked due to ROB full
+system.cpu.rename.RENAME:RenameLookups     2146132338                       # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts       749362118                       # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands    579635257                       # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles          140765492                       # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles        17468389                       # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles       71980169                       # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps         110388314                       # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles        56297                       # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts         3959                       # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts          128598467                       # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts         3953                       # count of temporary serializing insts renamed
+system.cpu.timesIdled                           36486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.workload.PROG:num_syscalls              48                       # Number of system calls
+
+---------- End Simulation Statistics   ----------
diff --git a/tests/long/10.mcf/ref/arm/linux/o3-timing/config.ini b/tests/long/10.mcf/ref/arm/linux/o3-timing/config.ini
new file mode 100644
index 000000000..67f0de766
--- /dev/null
+++ b/tests/long/10.mcf/ref/arm/linux/o3-timing/config.ini
@@ -0,0 +1,517 @@
+[root]
+type=Root
+children=system
+dummy=0
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+
+[system.cpu]
+type=DerivO3CPU
+children=dcache dtb fuPool icache itb l2cache toL2Bus tracer workload
+BTBEntries=4096
+BTBTagSize=16
+LFSTSize=1024
+LQEntries=32
+RASSize=16
+SQEntries=32
+SSITSize=1024
+activity=0
+backComSize=5
+cachePorts=200
+checker=Null
+choiceCtrBits=2
+choicePredictorSize=8192
+clock=500
+commitToDecodeDelay=1
+commitToFetchDelay=1
+commitToIEWDelay=1
+commitToRenameDelay=1
+commitWidth=8
+cpu_id=0
+decodeToFetchDelay=1
+decodeToRenameDelay=1
+decodeWidth=8
+defer_registration=false
+dispatchWidth=8
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+fetchToDecodeDelay=1
+fetchTrapLatency=1
+fetchWidth=8
+forwardComSize=5
+fuPool=system.cpu.fuPool
+function_trace=false
+function_trace_start=0
+globalCtrBits=2
+globalHistoryBits=13
+globalPredictorSize=8192
+iewToCommitDelay=1
+iewToDecodeDelay=1
+iewToFetchDelay=1
+iewToRenameDelay=1
+instShiftAmt=2
+issueToExecuteDelay=1
+issueWidth=8
+itb=system.cpu.itb
+localCtrBits=2
+localHistoryBits=11
+localHistoryTableSize=2048
+localPredictorSize=2048
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numIQEntries=64
+numPhysFloatRegs=256
+numPhysIntRegs=256
+numROBEntries=192
+numRobs=1
+numThreads=1
+phase=0
+predType=tournament
+progress_interval=0
+renameToDecodeDelay=1
+renameToFetchDelay=1
+renameToIEWDelay=2
+renameToROBDelay=1
+renameWidth=8
+smtCommitPolicy=RoundRobin
+smtFetchPolicy=SingleThread
+smtIQPolicy=Partitioned
+smtIQThreshold=100
+smtLSQPolicy=Partitioned
+smtLSQThreshold=100
+smtNumFetchingThreads=1
+smtROBPolicy=Partitioned
+smtROBThreshold=100
+squashWidth=8
+system=system
+tracer=system.cpu.tracer
+trapLatency=13
+wbDepth=1
+wbWidth=8
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=ArmTLB
+size=64
+
+[system.cpu.fuPool]
+type=FUPool
+children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
+FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
+
+[system.cpu.fuPool.FUList0]
+type=FUDesc
+children=opList
+count=6
+opList=system.cpu.fuPool.FUList0.opList
+
+[system.cpu.fuPool.FUList0.opList]
+type=OpDesc
+issueLat=1
+opClass=IntAlu
+opLat=1
+
+[system.cpu.fuPool.FUList1]
+type=FUDesc
+children=opList0 opList1
+count=2
+opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
+
+[system.cpu.fuPool.FUList1.opList0]
+type=OpDesc
+issueLat=1
+opClass=IntMult
+opLat=3
+
+[system.cpu.fuPool.FUList1.opList1]
+type=OpDesc
+issueLat=19
+opClass=IntDiv
+opLat=20
+
+[system.cpu.fuPool.FUList2]
+type=FUDesc
+children=opList0 opList1 opList2
+count=4
+opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
+
+[system.cpu.fuPool.FUList2.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatAdd
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList1]
+type=OpDesc
+issueLat=1
+opClass=FloatCmp
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList2]
+type=OpDesc
+issueLat=1
+opClass=FloatCvt
+opLat=2
+
+[system.cpu.fuPool.FUList3]
+type=FUDesc
+children=opList0 opList1 opList2
+count=2
+opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
+
+[system.cpu.fuPool.FUList3.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatMult
+opLat=4
+
+[system.cpu.fuPool.FUList3.opList1]
+type=OpDesc
+issueLat=12
+opClass=FloatDiv
+opLat=12
+
+[system.cpu.fuPool.FUList3.opList2]
+type=OpDesc
+issueLat=24
+opClass=FloatSqrt
+opLat=24
+
+[system.cpu.fuPool.FUList4]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList4.opList
+
+[system.cpu.fuPool.FUList4.opList]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList5]
+type=FUDesc
+children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
+count=4
+opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
+
+[system.cpu.fuPool.FUList5.opList00]
+type=OpDesc
+issueLat=1
+opClass=SimdAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList01]
+type=OpDesc
+issueLat=1
+opClass=SimdAddAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList02]
+type=OpDesc
+issueLat=1
+opClass=SimdAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList03]
+type=OpDesc
+issueLat=1
+opClass=SimdCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList04]
+type=OpDesc
+issueLat=1
+opClass=SimdCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList05]
+type=OpDesc
+issueLat=1
+opClass=SimdMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList06]
+type=OpDesc
+issueLat=1
+opClass=SimdMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList07]
+type=OpDesc
+issueLat=1
+opClass=SimdMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList08]
+type=OpDesc
+issueLat=1
+opClass=SimdShift
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList09]
+type=OpDesc
+issueLat=1
+opClass=SimdShiftAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList10]
+type=OpDesc
+issueLat=1
+opClass=SimdSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList11]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList12]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList13]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList14]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList15]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatDiv
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList16]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList17]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList18]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList19]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList6]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList6.opList
+
+[system.cpu.fuPool.FUList6.opList]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList7]
+type=FUDesc
+children=opList0 opList1
+count=4
+opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
+
+[system.cpu.fuPool.FUList7.opList0]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList7.opList1]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList8]
+type=FUDesc
+children=opList
+count=1
+opList=system.cpu.fuPool.FUList8.opList
+
+[system.cpu.fuPool.FUList8.opList]
+type=OpDesc
+issueLat=3
+opClass=IprAccess
+opLat=3
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=ArmTLB
+size=64
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=mcf mcf.in
+cwd=build/ARM_SE/tests/fast/long/10.mcf/arm/linux/o3-timing
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/mcf
+gid=100
+input=/chips/pd/randd/dist/cpu2000/data/mcf/smred/input/mcf.in
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=55300000000
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:268435455
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/long/10.mcf/ref/arm/linux/o3-timing/simerr b/tests/long/10.mcf/ref/arm/linux/o3-timing/simerr
new file mode 100755
index 000000000..eabe42249
--- /dev/null
+++ b/tests/long/10.mcf/ref/arm/linux/o3-timing/simerr
@@ -0,0 +1,3 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+hack: be nice to actually delete the event here
diff --git a/tests/long/10.mcf/ref/arm/linux/o3-timing/simout b/tests/long/10.mcf/ref/arm/linux/o3-timing/simout
new file mode 100755
index 000000000..43dc1d1fc
--- /dev/null
+++ b/tests/long/10.mcf/ref/arm/linux/o3-timing/simout
@@ -0,0 +1,31 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Jan 11 2011 18:16:01
+M5 revision b39a8457b332 7816 default ext/o3_regressions.patch qtip tip
+M5 started Jan 12 2011 03:03:04
+M5 executing on u200439-lin.austin.arm.com
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/10.mcf/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/10.mcf/arm/linux/o3-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0.  Starting simulation...
+
+MCF SPEC version 1.6.I
+by  Andreas Loebel
+Copyright (c) 1998,1999   ZIB Berlin
+All Rights Reserved.
+
+nodes                      : 500
+active arcs                : 1905
+simplex iterations         : 1502
+flow value                 : 4990014995
+new implicit arcs          : 23867
+active arcs                : 25772
+simplex iterations         : 2663
+flow value                 : 3080014995
+checksum                   : 68389
+optimal
+Exiting @ tick 56054650500 because target called exit()
diff --git a/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt
new file mode 100644
index 000000000..674012633
--- /dev/null
+++ b/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt
@@ -0,0 +1,486 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate                                 109166                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 384348                       # Number of bytes of host memory used
+host_seconds                                   835.45                       # Real time elapsed on the host
+host_tick_rate                               67095197                       # Simulator tick rate (ticks/s)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+sim_insts                                    91202735                       # Number of instructions simulated
+sim_seconds                                  0.056055                       # Number of seconds simulated
+sim_ticks                                 56054650500                       # Number of ticks simulated
+system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.BTBHits                 20717891                       # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups              22133087                       # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect                   0                       # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect            1885128                       # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted           22369136                       # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups                 22369136                       # Number of BP lookups
+system.cpu.BPredUnit.usedRAS                        0                       # Number of times the RAS was used to get a target.
+system.cpu.commit.COM:branches               18672384                       # Number of branches committed
+system.cpu.commit.COM:bw_lim_events            365812                       # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_limited                    0                       # number of insts not committed due to BW limits
+system.cpu.commit.COM:committed_per_cycle::samples    109380669                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::mean     0.833810                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::stdev     1.220278                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0     55493598     50.73%     50.73% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1     34988156     31.99%     82.72% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2      8951301      8.18%     90.91% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3      6346851      5.80%     96.71% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4      1763725      1.61%     98.32% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5       198423      0.18%     98.50% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6       611708      0.56%     99.06% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7       661095      0.60%     99.67% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8       365812      0.33%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total    109380669                       # Number of insts commited each cycle
+system.cpu.commit.COM:count                  91202735                       # Number of instructions committed
+system.cpu.commit.COM:loads                  22585492                       # Number of loads committed
+system.cpu.commit.COM:membars                       0                       # Number of memory barriers committed
+system.cpu.commit.COM:refs                   27330336                       # Number of memory references committed
+system.cpu.commit.COM:swp_count                     0                       # Number of s/w prefetches committed
+system.cpu.commit.branchMispredicts           1941616                       # The number of times a branch was mispredicted
+system.cpu.commit.commitCommittedInsts       91202735                       # The number of committed instructions
+system.cpu.commit.commitNonSpecStalls          544722                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts        11836568                       # The number of squashed insts skipped by commit
+system.cpu.committedInsts                    91202735                       # Number of Instructions Simulated
+system.cpu.committedInsts_total              91202735                       # Number of Instructions Simulated
+system.cpu.cpi                               1.229232                       # CPI: Cycles Per Instruction
+system.cpu.cpi_total                         1.229232                       # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses           23356359                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency  5257.244166                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency  2204.745551                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits               22405801                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency     4997315500                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate          0.040698                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses               950558                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits             47017                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency   1992078000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate     0.038685                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses          903541                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses           4738868                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 21505.165872                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 20098.081505                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits               4602377                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency    2935261595                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate         0.028802                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses              136491                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits            89917                       # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency    936048048                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate     0.009828                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses          46574                       # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs  2906.794309                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs                  28.426220                       # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs              6009                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs     17466927                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.demand_accesses            28095227                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency  7297.350069                       # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency  3081.864877                       # average overall mshr miss latency
+system.cpu.dcache.demand_hits                27008178                       # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency      7932577095                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate           0.038692                       # miss rate for demand accesses
+system.cpu.dcache.demand_misses               1087049                       # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits             136934                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency   2928126048                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate      0.033818                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses           950115                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0                   0.851200                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0           3486.513521                       # Average occupied blocks per context
+system.cpu.dcache.overall_accesses           28095227                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency  7297.350069                       # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency  3081.864877                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits               27008178                       # number of overall hits
+system.cpu.dcache.overall_miss_latency     7932577095                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate          0.038692                       # miss rate for overall accesses
+system.cpu.dcache.overall_misses              1087049                       # number of overall misses
+system.cpu.dcache.overall_mshr_hits            136934                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency   2928126048                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate     0.033818                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses          950115                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements                 946019                       # number of replacements
+system.cpu.dcache.sampled_refs                 950115                       # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse               3486.513521                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                 27008178                       # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle            23888323000                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks                   943195                       # number of writebacks
+system.cpu.decode.DECODE:BlockedCycles        6646244                       # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts       108354442                       # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles          27877026                       # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles           74250528                       # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles         2697133                       # Number of cycles decode is squashing
+system.cpu.decode.DECODE:UnblockCycles         606871                       # Number of cycles decode is unblocking
+system.cpu.dtb.accesses                             0                       # DTB accesses
+system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits                                 0                       # DTB hits
+system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.dtb.inst_hits                            0                       # ITB inst hits
+system.cpu.dtb.inst_misses                          0                       # ITB inst misses
+system.cpu.dtb.misses                               0                       # DTB misses
+system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses                        0                       # DTB read accesses
+system.cpu.dtb.read_hits                            0                       # DTB read hits
+system.cpu.dtb.read_misses                          0                       # DTB read misses
+system.cpu.dtb.write_accesses                       0                       # DTB write accesses
+system.cpu.dtb.write_hits                           0                       # DTB write hits
+system.cpu.dtb.write_misses                         0                       # DTB write misses
+system.cpu.fetch.Branches                    22369136                       # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines                  12683523                       # Number of cache lines fetched
+system.cpu.fetch.Cycles                      76804790                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes                214313                       # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts                      109645009                       # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles                18268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles                 1945737                       # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate                  0.199530                       # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles           12683523                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches           20717891                       # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate                        0.978019                       # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples          112077802                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean              0.986563                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev             1.108840                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0                 35656336     31.81%     31.81% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1                 60887091     54.33%     86.14% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2                  7618220      6.80%     92.94% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3                   828250      0.74%     93.68% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4                  4141724      3.70%     97.37% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5                  2560072      2.28%     99.66% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6                   241811      0.22%     99.87% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7                     9014      0.01%     99.88% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8                   135284      0.12%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total            112077802                       # Number of instructions fetched each cycle (Total)
+system.cpu.icache.ReadReq_accesses           12683523                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 36326.451613                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 34504.457652                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits               12682748                       # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency       28153000                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate          0.000061                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses                  775                       # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits               102                       # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency     23221500                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate     0.000053                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses             673                       # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_refs               18845.093611                       # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.demand_accesses            12683523                       # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 36326.451613                       # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 34504.457652                       # average overall mshr miss latency
+system.cpu.icache.demand_hits                12682748                       # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency        28153000                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate           0.000061                       # miss rate for demand accesses
+system.cpu.icache.demand_misses                   775                       # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits                102                       # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency     23221500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate      0.000053                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses              673                       # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.icache.occ_%::0                   0.278329                       # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0            570.018362                       # Average occupied blocks per context
+system.cpu.icache.overall_accesses           12683523                       # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 36326.451613                       # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 34504.457652                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits               12682748                       # number of overall hits
+system.cpu.icache.overall_miss_latency       28153000                       # number of overall miss cycles
+system.cpu.icache.overall_miss_rate          0.000061                       # miss rate for overall accesses
+system.cpu.icache.overall_misses                  775                       # number of overall misses
+system.cpu.icache.overall_mshr_hits               102                       # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency     23221500                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate     0.000053                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses             673                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements                      3                       # number of replacements
+system.cpu.icache.sampled_refs                    673                       # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse                570.018362                       # Cycle average of tags in use
+system.cpu.icache.total_refs                 12682748                       # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks                        0                       # number of writebacks
+system.cpu.idleCycles                           31500                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches                 19532471                       # Number of branches executed
+system.cpu.iew.EXEC:nop                             0                       # number of nop insts executed
+system.cpu.iew.EXEC:rate                     0.868515                       # Inst execution rate
+system.cpu.iew.EXEC:refs                     28649530                       # number of memory reference insts executed
+system.cpu.iew.EXEC:stores                    5007242                       # Number of stores executed
+system.cpu.iew.EXEC:swp                             0                       # number of swp insts executed
+system.cpu.iew.WB:consumers                  90073384                       # num instructions consuming a value
+system.cpu.iew.WB:count                      96607772                       # cumulative count of insts written-back
+system.cpu.iew.WB:fanout                     0.596776                       # average fanout of values written-back
+system.cpu.iew.WB:penalized                         0                       # number of instrctions required to write to 'other' IQ
+system.cpu.iew.WB:penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.WB:producers                  53753594                       # num instructions producing a value
+system.cpu.iew.WB:rate                       0.861728                       # insts written-back per cycle
+system.cpu.iew.WB:sent                       96877677                       # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts              2055865                       # Number of branch mispredicts detected at execute
+system.cpu.iew.iewBlockCycles                   89156                       # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts              24681131                       # Number of dispatched load instructions
+system.cpu.iew.iewDispNonSpecInsts             553822                       # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispSquashedInsts           1090188                       # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts              5533285                       # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts           103041048                       # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts              23642288                       # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts           2271319                       # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts              97368620                       # Number of executed instructions
+system.cpu.iew.iewIQFullEvents                   1607                       # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
+system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles                2697133                       # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles                 23177                       # Number of cycles IEW is unblocking
+system.cpu.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread.0.cacheBlocked        17440                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread.0.forwLoads          113868                       # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses        30334                       # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.memOrderViolation         1330                       # Number of memory ordering violations
+system.cpu.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread.0.squashedLoads      2095638                       # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores       788441                       # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents           1330                       # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect        76117                       # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect        1979748                       # Number of branches that were predicted taken incorrectly
+system.cpu.ipc                               0.813516                       # IPC: Instructions Per Cycle
+system.cpu.ipc_total                         0.813516                       # IPC: Total IPC of All Threads
+system.cpu.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu        70327801     70.58%     70.58% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult          10479      0.01%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv               0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd             0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp             0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt             0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv             0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAdd              0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAlu              0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCmp              0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCvt              0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMisc             0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMult             0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShift            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdSqrt             0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp            2      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt           11      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc           27      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc            3      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt            0      0.00%     70.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead       24261779     24.35%     94.94% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite       5039837      5.06%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::total         99639939                       # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt                491330                       # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate             0.004931                       # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:fu_full::No_OpClass             0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu            430175     87.55%     87.55% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult               27      0.01%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv                 0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd               0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp               0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt               0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult              0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv               0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt              0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAdd                0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAddAcc             0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAlu                0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCmp                0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCvt                0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMisc               0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMult               0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMultAcc            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShift              0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShiftAcc            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdSqrt               0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAdd            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAlu            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCmp            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCvt            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatDiv            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMisc            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMult            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt            0      0.00%     87.56% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead            26408      5.37%     92.93% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite           34720      7.07%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IprAccess              0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:issued_per_cycle::samples    112077802                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean     0.889025                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev     1.090069                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0      47848976     42.69%     42.69% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1      42741533     38.14%     80.83% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2      14042267     12.53%     93.36% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3       4560980      4.07%     97.43% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4        789415      0.70%     98.13% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5        737896      0.66%     98.79% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6       1220893      1.09%     99.88% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7        128302      0.11%     99.99% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8          7540      0.01%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::total    112077802                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate                     0.888775                       # Inst issue rate
+system.cpu.iq.iqInstsAdded                  102487226                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued                  99639939                       # Number of instructions issued
+system.cpu.iq.iqNonSpecInstsAdded              553822                       # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqSquashedInstsExamined         9797863                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued               388                       # Number of squashed instructions issued
+system.cpu.iq.iqSquashedNonSpecRemoved           9100                       # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedOperandsExamined     13596507                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.itb.accesses                             0                       # DTB accesses
+system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits                                 0                       # DTB hits
+system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.itb.inst_hits                            0                       # ITB inst hits
+system.cpu.itb.inst_misses                          0                       # ITB inst misses
+system.cpu.itb.misses                               0                       # DTB misses
+system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
+system.cpu.itb.read_hits                            0                       # DTB read hits
+system.cpu.itb.read_misses                          0                       # DTB read misses
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.write_hits                           0                       # DTB write hits
+system.cpu.itb.write_misses                         0                       # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses           46574                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34284.629133                       # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31026.465938                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits               32027                       # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency    498738500                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate       0.312342                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses             14547                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency    451342000                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.312342                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses        14547                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses            904214                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34294.794795                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31103.850051                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits                903215                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency      34260500                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate         0.001105                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses                 999                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits               12                       # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency     30699500                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate     0.001092                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses            987                       # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses          943195                       # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits              943195                       # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs                103.008184                       # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.demand_accesses             950788                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34285.282388                       # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31031.382773                       # average overall mshr miss latency
+system.cpu.l2cache.demand_hits                 935242                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency      532999000                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate          0.016351                       # miss rate for demand accesses
+system.cpu.l2cache.demand_misses                15546                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits                12                       # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency    482041500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate     0.016338                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses           15534                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu.l2cache.occ_%::0                  0.012324                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_%::1                  0.246682                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0           403.843593                       # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1          8083.268341                       # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses            950788                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34285.282388                       # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31031.382773                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits                935242                       # number of overall hits
+system.cpu.l2cache.overall_miss_latency     532999000                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate         0.016351                       # miss rate for overall accesses
+system.cpu.l2cache.overall_misses               15546                       # number of overall misses
+system.cpu.l2cache.overall_mshr_hits               12                       # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency    482041500                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate     0.016338                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses          15534                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements                   709                       # number of replacements
+system.cpu.l2cache.sampled_refs                 15518                       # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse              8487.111934                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                 1598481                       # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks                      32                       # number of writebacks
+system.cpu.memDep0.conflictingLoads            436025                       # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores           249497                       # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads             24681131                       # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores             5533285                       # Number of stores inserted to the mem dependence unit.
+system.cpu.numCycles                        112109302                       # number of cpu cycles simulated
+system.cpu.rename.RENAME:BlockCycles           294826                       # Number of cycles rename is blocking
+system.cpu.rename.RENAME:CommittedMaps       72061910                       # Number of HB maps that are committed
+system.cpu.rename.RENAME:IQFullEvents            4906                       # Number of times rename has blocked due to IQ full
+system.cpu.rename.RENAME:IdleCycles          29931124                       # Number of cycles rename is idle
+system.cpu.rename.RENAME:LSQFullEvents          31548                       # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RENAME:RenameLookups      277459118                       # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts       106593773                       # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands     83924761                       # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles           72730212                       # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles         2697133                       # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles         723330                       # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps          11862848                       # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles      5701177                       # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts       592742                       # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts            1065555                       # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts       576556                       # count of temporary serializing insts renamed
+system.cpu.timesIdled                            1292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.workload.PROG:num_syscalls             442                       # Number of system calls
+
+---------- End Simulation Statistics   ----------
diff --git a/tests/long/20.parser/ref/arm/linux/o3-timing/config.ini b/tests/long/20.parser/ref/arm/linux/o3-timing/config.ini
new file mode 100644
index 000000000..5f7dcc6cf
--- /dev/null
+++ b/tests/long/20.parser/ref/arm/linux/o3-timing/config.ini
@@ -0,0 +1,517 @@
+[root]
+type=Root
+children=system
+dummy=0
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+
+[system.cpu]
+type=DerivO3CPU
+children=dcache dtb fuPool icache itb l2cache toL2Bus tracer workload
+BTBEntries=4096
+BTBTagSize=16
+LFSTSize=1024
+LQEntries=32
+RASSize=16
+SQEntries=32
+SSITSize=1024
+activity=0
+backComSize=5
+cachePorts=200
+checker=Null
+choiceCtrBits=2
+choicePredictorSize=8192
+clock=500
+commitToDecodeDelay=1
+commitToFetchDelay=1
+commitToIEWDelay=1
+commitToRenameDelay=1
+commitWidth=8
+cpu_id=0
+decodeToFetchDelay=1
+decodeToRenameDelay=1
+decodeWidth=8
+defer_registration=false
+dispatchWidth=8
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+fetchToDecodeDelay=1
+fetchTrapLatency=1
+fetchWidth=8
+forwardComSize=5
+fuPool=system.cpu.fuPool
+function_trace=false
+function_trace_start=0
+globalCtrBits=2
+globalHistoryBits=13
+globalPredictorSize=8192
+iewToCommitDelay=1
+iewToDecodeDelay=1
+iewToFetchDelay=1
+iewToRenameDelay=1
+instShiftAmt=2
+issueToExecuteDelay=1
+issueWidth=8
+itb=system.cpu.itb
+localCtrBits=2
+localHistoryBits=11
+localHistoryTableSize=2048
+localPredictorSize=2048
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numIQEntries=64
+numPhysFloatRegs=256
+numPhysIntRegs=256
+numROBEntries=192
+numRobs=1
+numThreads=1
+phase=0
+predType=tournament
+progress_interval=0
+renameToDecodeDelay=1
+renameToFetchDelay=1
+renameToIEWDelay=2
+renameToROBDelay=1
+renameWidth=8
+smtCommitPolicy=RoundRobin
+smtFetchPolicy=SingleThread
+smtIQPolicy=Partitioned
+smtIQThreshold=100
+smtLSQPolicy=Partitioned
+smtLSQThreshold=100
+smtNumFetchingThreads=1
+smtROBPolicy=Partitioned
+smtROBThreshold=100
+squashWidth=8
+system=system
+tracer=system.cpu.tracer
+trapLatency=13
+wbDepth=1
+wbWidth=8
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=ArmTLB
+size=64
+
+[system.cpu.fuPool]
+type=FUPool
+children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
+FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
+
+[system.cpu.fuPool.FUList0]
+type=FUDesc
+children=opList
+count=6
+opList=system.cpu.fuPool.FUList0.opList
+
+[system.cpu.fuPool.FUList0.opList]
+type=OpDesc
+issueLat=1
+opClass=IntAlu
+opLat=1
+
+[system.cpu.fuPool.FUList1]
+type=FUDesc
+children=opList0 opList1
+count=2
+opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
+
+[system.cpu.fuPool.FUList1.opList0]
+type=OpDesc
+issueLat=1
+opClass=IntMult
+opLat=3
+
+[system.cpu.fuPool.FUList1.opList1]
+type=OpDesc
+issueLat=19
+opClass=IntDiv
+opLat=20
+
+[system.cpu.fuPool.FUList2]
+type=FUDesc
+children=opList0 opList1 opList2
+count=4
+opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
+
+[system.cpu.fuPool.FUList2.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatAdd
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList1]
+type=OpDesc
+issueLat=1
+opClass=FloatCmp
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList2]
+type=OpDesc
+issueLat=1
+opClass=FloatCvt
+opLat=2
+
+[system.cpu.fuPool.FUList3]
+type=FUDesc
+children=opList0 opList1 opList2
+count=2
+opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
+
+[system.cpu.fuPool.FUList3.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatMult
+opLat=4
+
+[system.cpu.fuPool.FUList3.opList1]
+type=OpDesc
+issueLat=12
+opClass=FloatDiv
+opLat=12
+
+[system.cpu.fuPool.FUList3.opList2]
+type=OpDesc
+issueLat=24
+opClass=FloatSqrt
+opLat=24
+
+[system.cpu.fuPool.FUList4]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList4.opList
+
+[system.cpu.fuPool.FUList4.opList]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList5]
+type=FUDesc
+children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
+count=4
+opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
+
+[system.cpu.fuPool.FUList5.opList00]
+type=OpDesc
+issueLat=1
+opClass=SimdAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList01]
+type=OpDesc
+issueLat=1
+opClass=SimdAddAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList02]
+type=OpDesc
+issueLat=1
+opClass=SimdAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList03]
+type=OpDesc
+issueLat=1
+opClass=SimdCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList04]
+type=OpDesc
+issueLat=1
+opClass=SimdCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList05]
+type=OpDesc
+issueLat=1
+opClass=SimdMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList06]
+type=OpDesc
+issueLat=1
+opClass=SimdMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList07]
+type=OpDesc
+issueLat=1
+opClass=SimdMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList08]
+type=OpDesc
+issueLat=1
+opClass=SimdShift
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList09]
+type=OpDesc
+issueLat=1
+opClass=SimdShiftAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList10]
+type=OpDesc
+issueLat=1
+opClass=SimdSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList11]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList12]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList13]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList14]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList15]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatDiv
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList16]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList17]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList18]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList19]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList6]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList6.opList
+
+[system.cpu.fuPool.FUList6.opList]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList7]
+type=FUDesc
+children=opList0 opList1
+count=4
+opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
+
+[system.cpu.fuPool.FUList7.opList0]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList7.opList1]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList8]
+type=FUDesc
+children=opList
+count=1
+opList=system.cpu.fuPool.FUList8.opList
+
+[system.cpu.fuPool.FUList8.opList]
+type=OpDesc
+issueLat=3
+opClass=IprAccess
+opLat=3
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=ArmTLB
+size=64
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=parser 2.1.dict -batch
+cwd=build/ARM_SE/tests/fast/long/20.parser/arm/linux/o3-timing
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/parser
+gid=100
+input=/chips/pd/randd/dist/cpu2000/data/parser/mdred/input/parser.in
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=114600000000
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:134217727
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/long/20.parser/ref/arm/linux/o3-timing/simerr b/tests/long/20.parser/ref/arm/linux/o3-timing/simerr
new file mode 100755
index 000000000..04a78633e
--- /dev/null
+++ b/tests/long/20.parser/ref/arm/linux/o3-timing/simerr
@@ -0,0 +1,85 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x402807b6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xbeffffee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x403387de.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xa.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xa.
+For more information see: http://www.m5sim.org/warn/55f199fd
+hack: be nice to actually delete the event here
diff --git a/tests/long/20.parser/ref/arm/linux/o3-timing/simout b/tests/long/20.parser/ref/arm/linux/o3-timing/simout
new file mode 100755
index 000000000..7fcfd6a75
--- /dev/null
+++ b/tests/long/20.parser/ref/arm/linux/o3-timing/simout
@@ -0,0 +1,75 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Jan 11 2011 18:16:01
+M5 revision b39a8457b332 7816 default ext/o3_regressions.patch qtip tip
+M5 started Jan 12 2011 03:20:30
+M5 executing on u200439-lin.austin.arm.com
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/20.parser/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/20.parser/arm/linux/o3-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0.  Starting simulation...
+
+ Reading the dictionary files: *************************************************
+
+
+Welcome to the Link Parser -- Version 2.1
+
+          Copyright (C) 1991-1995 Daniel Sleator and Davy Temperley
+
+Processing sentences in batch mode
+
+info: Increasing stack size by one page.
+Echoing of input sentence turned on.
+* as had expected the party to be a success , it was a success 
+* do you know where John 's 
+* he said that , finding that it was impossible to get work as a waiter , he would work as a janitor 
+info: Increasing stack size by one page.
+* how fast the program is it 
+* I am wondering whether to invite to the party 
+* I gave him for his birthday it 
+* I thought terrible after our discussion 
+* I wonder how much money have you earned 
+* Janet who is an expert on dogs helped me choose one 
+* she interviewed more programmers than was hired 
+* such flowers are found chiefly particularly in Europe 
+* the dogs some of which were very large ran after the man 
+* the man whom I play tennis is here 
+* there is going to be an important meeting January 
+* to pretend that our program is usable in its current form would be happy 
+* we're thinking about going to a movie this theater 
+* which dog you said you chased 
+- also invited to the meeting were several prominent scientists 
+- he ran home so quickly that his mother could hardly believe he had called from school 
+- so many people attended that they spilled over into several neighboring fields 
+- voting in favor of the bill were 36 Republicans and 4 moderate Democrats 
+: Grace may not be possible to fix the problem 
+  any program as good as ours should be useful 
+  biochemically , I think the experiment has a lot of problems 
+  Fred has had five years of experience as a programmer 
+  he is looking for another job 
+  how did John do it 
+  how many more people do you think will come 
+  how much more spilled 
+  I have more money than John has time 
+  I made it clear that I was angry 
+  I wonder how John did it 
+  I wonder how much more quickly he ran 
+  invite John and whoever else you want to invite 
+  it is easier to ignore the problem than it is to solve it 
+  many who initially supported Thomas later changed their minds 
+  neither Mary nor Louise are coming to the party 
+  she interviewed more programmers than were hired 
+  telling Joe that Sue was coming to the party would create a real problem 
+  the man with whom I play tennis is here 
+  there is a dog in the park 
+  this is not the man we know and love 
+  we like to eat at restaurants , usually on weekends 
+  what did John say he thought you should do 
+  about 2 million people attended 
+  the five best costumes got prizes 
+No errors!
+Exiting @ tick 365535797000 because target called exit()
diff --git a/tests/long/20.parser/ref/arm/linux/o3-timing/stats.txt b/tests/long/20.parser/ref/arm/linux/o3-timing/stats.txt
new file mode 100644
index 000000000..b9adedb70
--- /dev/null
+++ b/tests/long/20.parser/ref/arm/linux/o3-timing/stats.txt
@@ -0,0 +1,489 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate                                  95936                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 255716                       # Number of bytes of host memory used
+host_seconds                                  5851.87                       # Real time elapsed on the host
+host_tick_rate                               62464794                       # Simulator tick rate (ticks/s)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+sim_insts                                   561403855                       # Number of instructions simulated
+sim_seconds                                  0.365536                       # Number of seconds simulated
+sim_ticks                                365535797000                       # Number of ticks simulated
+system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.BTBHits                140412857                       # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups             174405829                       # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect                   0                       # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect           15516134                       # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted          191856696                       # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups                191856696                       # Number of BP lookups
+system.cpu.BPredUnit.usedRAS                        0                       # Number of times the RAS was used to get a target.
+system.cpu.commit.COM:branches              110089780                       # Number of branches committed
+system.cpu.commit.COM:bw_lim_events           3543910                       # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_limited                    0                       # number of insts not committed due to BW limits
+system.cpu.commit.COM:committed_per_cycle::samples    660408748                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::mean     0.850085                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::stdev     1.259950                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0    341979114     51.78%     51.78% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1    195474584     29.60%     81.38% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2     65236254      9.88%     91.26% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3     25100650      3.80%     95.06% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4     18282819      2.77%     97.83% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5      7231568      1.10%     98.92% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6      2404526      0.36%     99.29% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7      1155323      0.17%     99.46% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8      3543910      0.54%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total    660408748                       # Number of insts commited each cycle
+system.cpu.commit.COM:count                 561403855                       # Number of instructions committed
+system.cpu.commit.COM:loads                 128127024                       # Number of loads committed
+system.cpu.commit.COM:membars                       0                       # Number of memory barriers committed
+system.cpu.commit.COM:refs                  184987501                       # Number of memory references committed
+system.cpu.commit.COM:swp_count                     0                       # Number of s/w prefetches committed
+system.cpu.commit.branchMispredicts          27361456                       # The number of times a branch was mispredicted
+system.cpu.commit.commitCommittedInsts      561403855                       # The number of committed instructions
+system.cpu.commit.commitNonSpecStalls          157189                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts       399600068                       # The number of squashed insts skipped by commit
+system.cpu.committedInsts                   561403855                       # Number of Instructions Simulated
+system.cpu.committedInsts_total             561403855                       # Number of Instructions Simulated
+system.cpu.cpi                               1.302220                       # CPI: Cycles Per Instruction
+system.cpu.cpi_total                         1.302220                       # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses          149781892                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 10115.689557                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency  6757.918127                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits              148783591                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency    10098503000                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate          0.006665                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses               998301                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits            174053                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency   5570200500                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate     0.005503                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses          824248                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses          55727847                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 14769.740800                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 13602.051977                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits              54444667                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency   18952236000                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate         0.023026                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses             1283180                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits           935759                       # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency   4725638500                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate     0.006234                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses         347421                       # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs                 173.452238                       # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.demand_accesses           205509739                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 12733.281145                       # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency  8787.327308                       # average overall mshr miss latency
+system.cpu.dcache.demand_hits               203228258                       # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency     29050739000                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate           0.011102                       # miss rate for demand accesses
+system.cpu.dcache.demand_misses               2281481                       # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits            1109812                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency  10295839000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate      0.005701                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses          1171669                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0                   0.992538                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0           4065.435193                       # Average occupied blocks per context
+system.cpu.dcache.overall_accesses          205509739                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 12733.281145                       # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency  8787.327308                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits              203228258                       # number of overall hits
+system.cpu.dcache.overall_miss_latency    29050739000                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate          0.011102                       # miss rate for overall accesses
+system.cpu.dcache.overall_misses              2281481                       # number of overall misses
+system.cpu.dcache.overall_mshr_hits           1109812                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency  10295839000                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate     0.005701                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses         1171669                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements                1167571                       # number of replacements
+system.cpu.dcache.sampled_refs                1171667                       # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse               4065.435193                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                203228263                       # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle             6053773000                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks                  1048319                       # number of writebacks
+system.cpu.decode.DECODE:BlockedCycles       23914899                       # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts      1082691365                       # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles         293791436                       # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles          339619753                       # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles        66259738                       # Number of cycles decode is squashing
+system.cpu.decode.DECODE:UnblockCycles        3082660                       # Number of cycles decode is unblocking
+system.cpu.dtb.accesses                             0                       # DTB accesses
+system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits                                 0                       # DTB hits
+system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.dtb.inst_hits                            0                       # ITB inst hits
+system.cpu.dtb.inst_misses                          0                       # ITB inst misses
+system.cpu.dtb.misses                               0                       # DTB misses
+system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses                        0                       # DTB read accesses
+system.cpu.dtb.read_hits                            0                       # DTB read hits
+system.cpu.dtb.read_misses                          0                       # DTB read misses
+system.cpu.dtb.write_accesses                       0                       # DTB write accesses
+system.cpu.dtb.write_hits                           0                       # DTB write hits
+system.cpu.dtb.write_misses                         0                       # DTB write misses
+system.cpu.fetch.Branches                   191856696                       # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines                 122785155                       # Number of cache lines fetched
+system.cpu.fetch.Cycles                     351913139                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes               3732953                       # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts                      938955668                       # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles              5443516                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles                27647770                       # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate                  0.262432                       # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles          122785155                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches          140412857                       # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate                        1.284355                       # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples          726668486                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean              1.538402                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev             2.455586                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0                375480392     51.67%     51.67% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1                167711007     23.08%     74.75% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2                 28511073      3.92%     78.67% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3                 34539499      4.75%     83.43% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4                 26732700      3.68%     87.11% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5                 10963415      1.51%     88.62% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6                 11441350      1.57%     90.19% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7                 11151746      1.53%     91.72% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8                 60137304      8.28%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total            726668486                       # Number of instructions fetched each cycle (Total)
+system.cpu.icache.ReadReq_accesses          122785155                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 13335.070892                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency  9658.160050                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits              122768369                       # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency      223842500                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate          0.000137                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses                16786                       # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits               916                       # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency    153275000                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate     0.000129                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses           15870                       # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_refs                7736.852092                       # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.demand_accesses           122785155                       # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 13335.070892                       # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency  9658.160050                       # average overall mshr miss latency
+system.cpu.icache.demand_hits               122768369                       # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency       223842500                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate           0.000137                       # miss rate for demand accesses
+system.cpu.icache.demand_misses                 16786                       # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits                916                       # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency    153275000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate      0.000129                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses            15870                       # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.icache.occ_%::0                   0.542928                       # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0           1111.916228                       # Average occupied blocks per context
+system.cpu.icache.overall_accesses          122785155                       # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 13335.070892                       # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency  9658.160050                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits              122768369                       # number of overall hits
+system.cpu.icache.overall_miss_latency      223842500                       # number of overall miss cycles
+system.cpu.icache.overall_miss_rate          0.000137                       # miss rate for overall accesses
+system.cpu.icache.overall_misses                16786                       # number of overall misses
+system.cpu.icache.overall_mshr_hits               916                       # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency    153275000                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate     0.000129                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses           15870                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements                  14020                       # number of replacements
+system.cpu.icache.sampled_refs                  15868                       # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse               1111.916228                       # Cycle average of tags in use
+system.cpu.icache.total_refs                122768369                       # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks                        0                       # number of writebacks
+system.cpu.idleCycles                         4403109                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches                125406817                       # Number of branches executed
+system.cpu.iew.EXEC:nop                             0                       # number of nop insts executed
+system.cpu.iew.EXEC:rate                     0.996154                       # Inst execution rate
+system.cpu.iew.EXEC:refs                    229537979                       # number of memory reference insts executed
+system.cpu.iew.EXEC:stores                   71989836                       # Number of stores executed
+system.cpu.iew.EXEC:swp                             0                       # number of swp insts executed
+system.cpu.iew.WB:consumers                 715317405                       # num instructions consuming a value
+system.cpu.iew.WB:count                     674936623                       # cumulative count of insts written-back
+system.cpu.iew.WB:fanout                     0.509545                       # average fanout of values written-back
+system.cpu.iew.WB:penalized                         0                       # number of instrctions required to write to 'other' IQ
+system.cpu.iew.WB:penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.WB:producers                 364486134                       # num instructions producing a value
+system.cpu.iew.WB:rate                       0.923215                       # insts written-back per cycle
+system.cpu.iew.WB:sent                      715720315                       # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts             30103584                       # Number of branch mispredicts detected at execute
+system.cpu.iew.iewBlockCycles                 2644883                       # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts             200154824                       # Number of dispatched load instructions
+system.cpu.iew.iewDispNonSpecInsts             162257                       # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispSquashedInsts          12097440                       # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts            140083731                       # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts           960991852                       # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts             157548143                       # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts          31983856                       # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts             728259959                       # Number of executed instructions
+system.cpu.iew.iewIQFullEvents                 123835                       # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
+system.cpu.iew.iewLSQFullEvents                  3633                       # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles               66259738                       # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles                187555                       # Number of cycles IEW is unblocking
+system.cpu.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread.0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread.0.forwLoads         4454393                       # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses         9891                       # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.memOrderViolation       352056                       # Number of memory ordering violations
+system.cpu.iew.lsq.thread.0.rescheduledLoads        12768                       # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread.0.squashedLoads     72027799                       # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores     83223254                       # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents         352056                       # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect     15636111                       # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect       14467473                       # Number of branches that were predicted taken incorrectly
+system.cpu.ipc                               0.767919                       # IPC: Instructions Per Cycle
+system.cpu.ipc_total                         0.767919                       # IPC: Total IPC of All Threads
+system.cpu.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu       514982916     67.74%     67.74% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult         348808      0.05%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv               0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd           120      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp             0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt             0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv             0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAdd              0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAlu              0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCmp              0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCvt              0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMisc             0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMult             0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShift            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdSqrt             0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc            3      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt            0      0.00%     67.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead      162349838     21.35%     89.14% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite      82562130     10.86%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::total        760243815                       # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt              11461228                       # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate             0.015076                       # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:fu_full::No_OpClass             0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu            133776      1.17%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult                0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv                 0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd               0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp               0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt               0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult              0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv               0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt              0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAdd                0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAddAcc             0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAlu                0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCmp                0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCvt                0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMisc               0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMult               0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMultAcc            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShift              0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShiftAcc            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdSqrt               0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAdd            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAlu            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCmp            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCvt            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatDiv            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMisc            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMult            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt            0      0.00%      1.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead          5928179     51.72%     52.89% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite         5399273     47.11%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IprAccess              0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:issued_per_cycle::samples    726668486                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean     1.046204                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev     1.384447                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0     339626130     46.74%     46.74% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1     195069580     26.84%     73.58% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2     101922937     14.03%     87.61% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3      40650184      5.59%     93.20% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4      24674774      3.40%     96.60% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5      15399691      2.12%     98.72% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6       3388059      0.47%     99.18% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7       4145144      0.57%     99.75% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8       1791987      0.25%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::total    726668486                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate                     1.039903                       # Inst issue rate
+system.cpu.iq.iqInstsAdded                  960829595                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued                 760243815                       # Number of instructions issued
+system.cpu.iq.iqNonSpecInstsAdded              162257                       # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqSquashedInstsExamined       389023744                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued           7997557                       # Number of squashed instructions issued
+system.cpu.iq.iqSquashedNonSpecRemoved           5068                       # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedOperandsExamined    710003502                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.itb.accesses                             0                       # DTB accesses
+system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits                                 0                       # DTB hits
+system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.itb.inst_hits                            0                       # ITB inst hits
+system.cpu.itb.inst_misses                          0                       # ITB inst misses
+system.cpu.itb.misses                               0                       # DTB misses
+system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
+system.cpu.itb.read_hits                            0                       # DTB read hits
+system.cpu.itb.read_misses                          0                       # DTB read misses
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.write_hits                           0                       # DTB write hits
+system.cpu.itb.write_misses                         0                       # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses          347847                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34254.310886                       # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31004.170745                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits              228324                       # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency   4094178000                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate       0.343608                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses            119523                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency   3705711500                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.343608                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses       119523                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses            839688                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34183.859863                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31019.526653                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits                724943                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency    3922427000                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate         0.136652                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses              114745                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits               30                       # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency   3558405000                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate     0.136616                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses         114715                       # number of ReadReq MSHR misses
+system.cpu.l2cache.UpgradeReq_accesses              2                       # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_hits                  2                       # number of UpgradeReq hits
+system.cpu.l2cache.Writeback_accesses         1048319                       # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits             1048319                       # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs                  6.336020                       # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.demand_accesses            1187535                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34219.803814                       # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31011.691101                       # average overall mshr miss latency
+system.cpu.l2cache.demand_hits                 953267                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency     8016605000                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate          0.197273                       # miss rate for demand accesses
+system.cpu.l2cache.demand_misses               234268                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits                30                       # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency   7264116500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate     0.197247                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses          234238                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu.l2cache.occ_%::0                  0.185686                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_%::1                  0.450094                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0          6084.559967                       # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1         14748.682079                       # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses           1187535                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34219.803814                       # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31011.691101                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits                953267                       # number of overall hits
+system.cpu.l2cache.overall_miss_latency    8016605000                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate         0.197273                       # miss rate for overall accesses
+system.cpu.l2cache.overall_misses              234268                       # number of overall misses
+system.cpu.l2cache.overall_mshr_hits               30                       # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency   7264116500                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate     0.197247                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses         234238                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements                215168                       # number of replacements
+system.cpu.l2cache.sampled_refs                235364                       # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse             20833.242046                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                 1491271                       # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle          262458362000                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks                  171581                       # number of writebacks
+system.cpu.memDep0.conflictingLoads          60170710                       # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores         74734099                       # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads            200154824                       # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores           140083731                       # Number of stores inserted to the mem dependence unit.
+system.cpu.numCycles                        731071595                       # number of cpu cycles simulated
+system.cpu.rename.RENAME:BlockCycles          7125233                       # Number of cycles rename is blocking
+system.cpu.rename.RENAME:CommittedMaps      435368498                       # Number of HB maps that are committed
+system.cpu.rename.RENAME:IQFullEvents         5221350                       # Number of times rename has blocked due to IQ full
+system.cpu.rename.RENAME:IdleCycles         309286671                       # Number of cycles rename is idle
+system.cpu.rename.RENAME:LSQFullEvents        9288405                       # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RENAME:ROBFullEvents             16                       # Number of times rename has blocked due to ROB full
+system.cpu.rename.RENAME:RenameLookups     2644676144                       # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts      1043986494                       # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands    713690265                       # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles          326862324                       # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles        66259738                       # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles       15428382                       # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps         278321764                       # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles      1706138                       # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts       233255                       # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts           48704887                       # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts       185624                       # count of temporary serializing insts renamed
+system.cpu.timesIdled                           93433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.workload.PROG:num_syscalls             548                       # Number of system calls
+
+---------- End Simulation Statistics   ----------
diff --git a/tests/long/30.eon/ref/arm/linux/o3-timing/config.ini b/tests/long/30.eon/ref/arm/linux/o3-timing/config.ini
new file mode 100644
index 000000000..05c074be9
--- /dev/null
+++ b/tests/long/30.eon/ref/arm/linux/o3-timing/config.ini
@@ -0,0 +1,517 @@
+[root]
+type=Root
+children=system
+dummy=0
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+
+[system.cpu]
+type=DerivO3CPU
+children=dcache dtb fuPool icache itb l2cache toL2Bus tracer workload
+BTBEntries=4096
+BTBTagSize=16
+LFSTSize=1024
+LQEntries=32
+RASSize=16
+SQEntries=32
+SSITSize=1024
+activity=0
+backComSize=5
+cachePorts=200
+checker=Null
+choiceCtrBits=2
+choicePredictorSize=8192
+clock=500
+commitToDecodeDelay=1
+commitToFetchDelay=1
+commitToIEWDelay=1
+commitToRenameDelay=1
+commitWidth=8
+cpu_id=0
+decodeToFetchDelay=1
+decodeToRenameDelay=1
+decodeWidth=8
+defer_registration=false
+dispatchWidth=8
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+fetchToDecodeDelay=1
+fetchTrapLatency=1
+fetchWidth=8
+forwardComSize=5
+fuPool=system.cpu.fuPool
+function_trace=false
+function_trace_start=0
+globalCtrBits=2
+globalHistoryBits=13
+globalPredictorSize=8192
+iewToCommitDelay=1
+iewToDecodeDelay=1
+iewToFetchDelay=1
+iewToRenameDelay=1
+instShiftAmt=2
+issueToExecuteDelay=1
+issueWidth=8
+itb=system.cpu.itb
+localCtrBits=2
+localHistoryBits=11
+localHistoryTableSize=2048
+localPredictorSize=2048
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numIQEntries=64
+numPhysFloatRegs=256
+numPhysIntRegs=256
+numROBEntries=192
+numRobs=1
+numThreads=1
+phase=0
+predType=tournament
+progress_interval=0
+renameToDecodeDelay=1
+renameToFetchDelay=1
+renameToIEWDelay=2
+renameToROBDelay=1
+renameWidth=8
+smtCommitPolicy=RoundRobin
+smtFetchPolicy=SingleThread
+smtIQPolicy=Partitioned
+smtIQThreshold=100
+smtLSQPolicy=Partitioned
+smtLSQThreshold=100
+smtNumFetchingThreads=1
+smtROBPolicy=Partitioned
+smtROBThreshold=100
+squashWidth=8
+system=system
+tracer=system.cpu.tracer
+trapLatency=13
+wbDepth=1
+wbWidth=8
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=ArmTLB
+size=64
+
+[system.cpu.fuPool]
+type=FUPool
+children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
+FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
+
+[system.cpu.fuPool.FUList0]
+type=FUDesc
+children=opList
+count=6
+opList=system.cpu.fuPool.FUList0.opList
+
+[system.cpu.fuPool.FUList0.opList]
+type=OpDesc
+issueLat=1
+opClass=IntAlu
+opLat=1
+
+[system.cpu.fuPool.FUList1]
+type=FUDesc
+children=opList0 opList1
+count=2
+opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
+
+[system.cpu.fuPool.FUList1.opList0]
+type=OpDesc
+issueLat=1
+opClass=IntMult
+opLat=3
+
+[system.cpu.fuPool.FUList1.opList1]
+type=OpDesc
+issueLat=19
+opClass=IntDiv
+opLat=20
+
+[system.cpu.fuPool.FUList2]
+type=FUDesc
+children=opList0 opList1 opList2
+count=4
+opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
+
+[system.cpu.fuPool.FUList2.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatAdd
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList1]
+type=OpDesc
+issueLat=1
+opClass=FloatCmp
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList2]
+type=OpDesc
+issueLat=1
+opClass=FloatCvt
+opLat=2
+
+[system.cpu.fuPool.FUList3]
+type=FUDesc
+children=opList0 opList1 opList2
+count=2
+opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
+
+[system.cpu.fuPool.FUList3.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatMult
+opLat=4
+
+[system.cpu.fuPool.FUList3.opList1]
+type=OpDesc
+issueLat=12
+opClass=FloatDiv
+opLat=12
+
+[system.cpu.fuPool.FUList3.opList2]
+type=OpDesc
+issueLat=24
+opClass=FloatSqrt
+opLat=24
+
+[system.cpu.fuPool.FUList4]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList4.opList
+
+[system.cpu.fuPool.FUList4.opList]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList5]
+type=FUDesc
+children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
+count=4
+opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
+
+[system.cpu.fuPool.FUList5.opList00]
+type=OpDesc
+issueLat=1
+opClass=SimdAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList01]
+type=OpDesc
+issueLat=1
+opClass=SimdAddAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList02]
+type=OpDesc
+issueLat=1
+opClass=SimdAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList03]
+type=OpDesc
+issueLat=1
+opClass=SimdCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList04]
+type=OpDesc
+issueLat=1
+opClass=SimdCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList05]
+type=OpDesc
+issueLat=1
+opClass=SimdMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList06]
+type=OpDesc
+issueLat=1
+opClass=SimdMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList07]
+type=OpDesc
+issueLat=1
+opClass=SimdMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList08]
+type=OpDesc
+issueLat=1
+opClass=SimdShift
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList09]
+type=OpDesc
+issueLat=1
+opClass=SimdShiftAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList10]
+type=OpDesc
+issueLat=1
+opClass=SimdSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList11]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList12]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList13]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList14]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList15]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatDiv
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList16]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList17]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList18]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList19]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList6]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList6.opList
+
+[system.cpu.fuPool.FUList6.opList]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList7]
+type=FUDesc
+children=opList0 opList1
+count=4
+opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
+
+[system.cpu.fuPool.FUList7.opList0]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList7.opList1]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList8]
+type=FUDesc
+children=opList
+count=1
+opList=system.cpu.fuPool.FUList8.opList
+
+[system.cpu.fuPool.FUList8.opList]
+type=OpDesc
+issueLat=3
+opClass=IprAccess
+opLat=3
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=ArmTLB
+size=64
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
+cwd=build/ARM_SE/tests/fast/long/30.eon/arm/linux/o3-timing
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/eon
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:134217727
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/long/30.eon/ref/arm/linux/o3-timing/simerr b/tests/long/30.eon/ref/arm/linux/o3-timing/simerr
new file mode 100755
index 000000000..5417ca5fc
--- /dev/null
+++ b/tests/long/30.eon/ref/arm/linux/o3-timing/simerr
@@ -0,0 +1,157 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+getting pixel output filename pixels_out.cook
+opening control file chair.control.cook
+opening camera file chair.camera
+opening surfaces file chair.surfaces
+reading data
+processing 8parts
+Grid measure is 6 by 3.0001 by 6
+cell dimension is 0.863065
+Creating grid for list of length 21
+Grid size = 7 by 4 by 7
+Total occupancy = 236
+reading control stream
+reading camera stream
+Writing to chair.cook.ppm
+calculating 15 by 15 image with 196 samples
+col 0. . .
+col 1. . .
+col 2. . .
+col 3. . .
+col 4. . .
+col 5. . .
+col 6. . .
+col 7. . .
+col 8. . .
+col 9. . .
+col 10. . .
+col 11. . .
+col 12. . .
+col 13. . .
+col 14. . .
+Writing to chair.cook.ppm
+0  8  14
+1  8  14
+2  8  14
+3  8  14
+4  8  14
+5  8  14
+6  8  14
+7  8  14
+8  8  14
+9  8  14
+10  8  14
+11  8  14
+12  8  14
+13  8  14
+14  8  14
+warn: Bad interworking branch address 0x7ceeeeee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7dfefefe.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7cb6b6b6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7e929292.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7e9a9a9a.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7e9a9a9a.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7ea2a2a2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7e868686.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7da6a6a6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7eaeaeae.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7deaeaea.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7dc2c2c2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7d828282.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7ea6a6a6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7e9e9e9e.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7de2e2e2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7cfefefe.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7d9e9e9e.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7dfefefe.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7e9a9a9a.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7e9a9a9a.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7ddadada.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7e828282.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7e8a8a8a.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7ea2a2a2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7eb6b6b6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7edadada.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7ebababa.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7ef6f6f6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x80868686.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7faeaeae.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7faaaaaa.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7f8e8e8e.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7ee2e2e2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7f868686.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7fa6a6a6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7f969696.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7fd2d2d2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7fcecece.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7ff6f6f6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7feaeaea.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7fdadada.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7fe6e6e6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7f8a8a8a.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7feaeaea.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7fdedede.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7feeeeee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7ff2f2f2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7ff2f2f2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7feeeeee.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7fd6d6d6.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7fd2d2d2.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0x7faeaeae.
+For more information see: http://www.m5sim.org/warn/55f199fd
+hack: be nice to actually delete the event here
diff --git a/tests/long/30.eon/ref/arm/linux/o3-timing/simout b/tests/long/30.eon/ref/arm/linux/o3-timing/simout
new file mode 100755
index 000000000..026fec0e6
--- /dev/null
+++ b/tests/long/30.eon/ref/arm/linux/o3-timing/simout
@@ -0,0 +1,21 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Jan 11 2011 18:16:01
+M5 revision b39a8457b332 7816 default ext/o3_regressions.patch qtip tip
+M5 started Jan 12 2011 03:29:33
+M5 executing on u200439-lin.austin.arm.com
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/30.eon/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/30.eon/arm/linux/o3-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0.  Starting simulation...
+info: Increasing stack size by one page.
+Eon, Version 1.1
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+OO-style eon Time= 0.210000
+Exiting @ tick 215422929500 because target called exit()
diff --git a/tests/long/30.eon/ref/arm/linux/o3-timing/stats.txt b/tests/long/30.eon/ref/arm/linux/o3-timing/stats.txt
new file mode 100644
index 000000000..432c33c36
--- /dev/null
+++ b/tests/long/30.eon/ref/arm/linux/o3-timing/stats.txt
@@ -0,0 +1,486 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate                                 100561                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 266348                       # Number of bytes of host memory used
+host_seconds                                  3428.53                       # Real time elapsed on the host
+host_tick_rate                               62832373                       # Simulator tick rate (ticks/s)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+sim_insts                                   344777955                       # Number of instructions simulated
+sim_seconds                                  0.215423                       # Number of seconds simulated
+sim_ticks                                215422929500                       # Number of ticks simulated
+system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.BTBHits                 29670463                       # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups              36719834                       # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect                   0                       # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect            7622670                       # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted           36869176                       # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups                 36869176                       # Number of BP lookups
+system.cpu.BPredUnit.usedRAS                        0                       # Number of times the RAS was used to get a target.
+system.cpu.commit.COM:branches               28188953                       # Number of branches committed
+system.cpu.commit.COM:bw_lim_events           5177395                       # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_limited                    0                       # number of insts not committed due to BW limits
+system.cpu.commit.COM:committed_per_cycle::samples    417225954                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::mean     0.826358                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::stdev     1.412065                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0    233100827     55.87%     55.87% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1    116424181     27.90%     83.77% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2     32132758      7.70%     91.48% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3     14133629      3.39%     94.86% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4      7357054      1.76%     96.63% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5      4244458      1.02%     97.64% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6      2971859      0.71%     98.36% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7      1683793      0.40%     98.76% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8      5177395      1.24%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total    417225954                       # Number of insts commited each cycle
+system.cpu.commit.COM:count                 344777955                       # Number of instructions committed
+system.cpu.commit.COM:loads                  94652977                       # Number of loads committed
+system.cpu.commit.COM:membars                       0                       # Number of memory barriers committed
+system.cpu.commit.COM:refs                  177028572                       # Number of memory references committed
+system.cpu.commit.COM:swp_count                     0                       # Number of s/w prefetches committed
+system.cpu.commit.branchMispredicts           9986423                       # The number of times a branch was mispredicted
+system.cpu.commit.commitCommittedInsts      344777955                       # The number of committed instructions
+system.cpu.commit.commitNonSpecStalls         3533298                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts        48561535                       # The number of squashed insts skipped by commit
+system.cpu.committedInsts                   344777955                       # Number of Instructions Simulated
+system.cpu.committedInsts_total             344777955                       # Number of Instructions Simulated
+system.cpu.cpi                               1.249633                       # CPI: Cycles Per Instruction
+system.cpu.cpi_total                         1.249633                       # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses           98212602                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 32812.217924                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30418.895349                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits               98209500                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency      101783500                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate          0.000032                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses                 3102                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits              1382                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency     52320500                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses            1720                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses          82063572                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 29748.238774                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35491.403509                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits              82044977                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency     553168500                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate         0.000227                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses               18595                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits            15745                       # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency    101150500                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate     0.000035                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses           2850                       # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets 11781.250000                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs               39442.992779                       # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets       188500                       # number of cycles access was blocked
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.demand_accesses           180276174                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 30186.293036                       # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 33582.275711                       # average overall mshr miss latency
+system.cpu.dcache.demand_hits               180254477                       # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency       654952000                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate           0.000120                       # miss rate for demand accesses
+system.cpu.dcache.demand_misses                 21697                       # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits              17127                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency    153471000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate      0.000025                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses             4570                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0                   0.755653                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0           3095.155920                       # Average occupied blocks per context
+system.cpu.dcache.overall_accesses          180276174                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 30186.293036                       # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 33582.275711                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits              180254477                       # number of overall hits
+system.cpu.dcache.overall_miss_latency      654952000                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate          0.000120                       # miss rate for overall accesses
+system.cpu.dcache.overall_misses                21697                       # number of overall misses
+system.cpu.dcache.overall_mshr_hits             17127                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency    153471000                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate     0.000025                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses            4570                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements                   1402                       # number of replacements
+system.cpu.dcache.sampled_refs                   4570                       # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse               3095.155920                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                180254477                       # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks                     1028                       # number of writebacks
+system.cpu.decode.DECODE:BlockedCycles      135683877                       # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts       445047974                       # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles         110691347                       # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles          165193341                       # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles        13510660                       # Number of cycles decode is squashing
+system.cpu.decode.DECODE:UnblockCycles        5657389                       # Number of cycles decode is unblocking
+system.cpu.dtb.accesses                             0                       # DTB accesses
+system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits                                 0                       # DTB hits
+system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.dtb.inst_hits                            0                       # ITB inst hits
+system.cpu.dtb.inst_misses                          0                       # ITB inst misses
+system.cpu.dtb.misses                               0                       # DTB misses
+system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses                        0                       # DTB read accesses
+system.cpu.dtb.read_hits                            0                       # DTB read hits
+system.cpu.dtb.read_misses                          0                       # DTB read misses
+system.cpu.dtb.write_accesses                       0                       # DTB write accesses
+system.cpu.dtb.write_hits                           0                       # DTB write hits
+system.cpu.dtb.write_misses                         0                       # DTB write misses
+system.cpu.fetch.Branches                    36869176                       # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines                  45676058                       # Number of cache lines fetched
+system.cpu.fetch.Cycles                     181360432                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes                631539                       # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts                      363476722                       # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles                18599                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles                 9990891                       # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate                  0.085574                       # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles           45676058                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches           29670463                       # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate                        0.843635                       # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples          430736614                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean              1.090672                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev             1.994313                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0                252892328     58.71%     58.71% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1                 95422194     22.15%     80.86% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2                 21830959      5.07%     85.93% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3                 14061343      3.26%     89.20% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4                 11029779      2.56%     91.76% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5                  8719423      2.02%     93.78% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6                  4691834      1.09%     94.87% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7                  4052981      0.94%     95.81% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8                 18035773      4.19%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total            430736614                       # Number of instructions fetched each cycle (Total)
+system.cpu.icache.ReadReq_accesses           45676058                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 11498.094859                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency  7998.634691                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits               45658474                       # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency      202182500                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate          0.000385                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses                17584                       # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits               738                       # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency    134745000                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate     0.000369                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses           16846                       # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_refs                2710.666944                       # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.demand_accesses            45676058                       # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 11498.094859                       # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency  7998.634691                       # average overall mshr miss latency
+system.cpu.icache.demand_hits                45658474                       # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency       202182500                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate           0.000385                       # miss rate for demand accesses
+system.cpu.icache.demand_misses                 17584                       # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits                738                       # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency    134745000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate      0.000369                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses            16846                       # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.icache.occ_%::0                   0.897245                       # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0           1837.557212                       # Average occupied blocks per context
+system.cpu.icache.overall_accesses           45676058                       # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 11498.094859                       # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency  7998.634691                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits               45658474                       # number of overall hits
+system.cpu.icache.overall_miss_latency      202182500                       # number of overall miss cycles
+system.cpu.icache.overall_miss_rate          0.000385                       # miss rate for overall accesses
+system.cpu.icache.overall_misses                17584                       # number of overall misses
+system.cpu.icache.overall_mshr_hits               738                       # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency    134745000                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate     0.000369                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses           16846                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements                  14975                       # number of replacements
+system.cpu.icache.sampled_refs                  16844                       # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse               1837.557212                       # Cycle average of tags in use
+system.cpu.icache.total_refs                 45658474                       # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks                        0                       # number of writebacks
+system.cpu.idleCycles                          109246                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches                 29572211                       # Number of branches executed
+system.cpu.iew.EXEC:nop                             0                       # number of nop insts executed
+system.cpu.iew.EXEC:rate                     0.858504                       # Inst execution rate
+system.cpu.iew.EXEC:refs                    185717004                       # number of memory reference insts executed
+system.cpu.iew.EXEC:stores                   85614435                       # Number of stores executed
+system.cpu.iew.EXEC:swp                             0                       # number of swp insts executed
+system.cpu.iew.WB:consumers                 264958674                       # num instructions consuming a value
+system.cpu.iew.WB:count                     365790604                       # cumulative count of insts written-back
+system.cpu.iew.WB:fanout                     0.549025                       # average fanout of values written-back
+system.cpu.iew.WB:penalized                         0                       # number of instrctions required to write to 'other' IQ
+system.cpu.iew.WB:penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.WB:producers                 145468948                       # num instructions producing a value
+system.cpu.iew.WB:rate                       0.849006                       # insts written-back per cycle
+system.cpu.iew.WB:sent                      367353689                       # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts             10421858                       # Number of branch mispredicts detected at execute
+system.cpu.iew.iewBlockCycles                    4450                       # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts             108215524                       # Number of dispatched load instructions
+system.cpu.iew.iewDispNonSpecInsts            3540937                       # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispSquashedInsts          11257749                       # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts             93620853                       # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts           393342022                       # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts             100102569                       # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts           7571412                       # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts             369883065                       # Number of executed instructions
+system.cpu.iew.iewIQFullEvents                     69                       # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
+system.cpu.iew.iewLSQFullEvents                     9                       # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles               13510660                       # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles                   176                       # Number of cycles IEW is unblocking
+system.cpu.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread.0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread.0.forwLoads          651720                       # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses          443                       # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.memOrderViolation         6487                       # Number of memory ordering violations
+system.cpu.iew.lsq.thread.0.rescheduledLoads           33                       # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread.0.squashedLoads     13562546                       # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores     11245258                       # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents           6487                       # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect      2859204                       # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect        7562654                       # Number of branches that were predicted taken incorrectly
+system.cpu.ipc                               0.800235                       # IPC: Instructions Per Cycle
+system.cpu.ipc_total                         0.800235                       # IPC: Total IPC of All Threads
+system.cpu.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu       130407630     34.55%     34.55% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult        2146058      0.57%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv               0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd             3      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp             0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt             0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv             0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAdd              0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc            0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAlu              0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCmp            679      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCvt              2      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMisc             0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMult             0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc            0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShift            0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc            0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdSqrt             0      0.00%     35.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd      6735975      1.78%     36.90% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu            0      0.00%     36.90% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp      8317099      2.20%     39.11% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt      3313873      0.88%     39.98% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv      1566398      0.41%     40.40% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc     20555034      5.45%     45.84% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult      7151488      1.89%     47.74% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc      7075439      1.87%     49.61% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt       175286      0.05%     49.66% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead      102612479     27.19%     76.85% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite      87397034     23.15%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::total        377454477                       # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt               6999236                       # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate             0.018543                       # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:fu_full::No_OpClass             0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu               204      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult             5040      0.07%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv                 0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd               0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp               0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt               0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult              0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv               0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt              0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAdd                0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAddAcc             0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAlu                0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCmp                0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCvt                0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMisc               0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMult               0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMultAcc            0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShift              0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShiftAcc            0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdSqrt               0      0.00%      0.07% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAdd           70      0.00%      0.08% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAlu            0      0.00%      0.08% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCmp            0      0.00%      0.08% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCvt          715      0.01%      0.09% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatDiv            3      0.00%      0.09% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMisc       145523      2.08%      2.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMult          588      0.01%      2.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc       183278      2.62%      4.79% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt            0      0.00%      4.79% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead          4924134     70.35%     75.14% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite         1739681     24.86%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IprAccess              0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:issued_per_cycle::samples    430736614                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean     0.876300                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev     1.213056                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0     218913895     50.82%     50.82% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1     123057011     28.57%     79.39% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2      46006225     10.68%     90.07% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3      20712551      4.81%     94.88% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4      13744591      3.19%     98.07% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5       5457639      1.27%     99.34% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6       2167994      0.50%     99.84% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7        440824      0.10%     99.95% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8        235884      0.05%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::total    430736614                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate                     0.876078                       # Inst issue rate
+system.cpu.iq.iqInstsAdded                  389801085                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued                 377454477                       # Number of instructions issued
+system.cpu.iq.iqNonSpecInstsAdded             3540937                       # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqSquashedInstsExamined        45444738                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued            803126                       # Number of squashed instructions issued
+system.cpu.iq.iqSquashedNonSpecRemoved           7639                       # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedOperandsExamined    100178963                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.itb.accesses                             0                       # DTB accesses
+system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits                                 0                       # DTB hits
+system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.itb.inst_hits                            0                       # ITB inst hits
+system.cpu.itb.inst_misses                          0                       # ITB inst misses
+system.cpu.itb.misses                               0                       # DTB misses
+system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
+system.cpu.itb.read_hits                            0                       # DTB read hits
+system.cpu.itb.read_misses                          0                       # DTB read misses
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.write_hits                           0                       # DTB write hits
+system.cpu.itb.write_misses                         0                       # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses            2850                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34410.695376                       # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31218.319802                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits                  17                       # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency     97485500                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate       0.994035                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses              2833                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency     88441500                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.994035                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses         2833                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses             18566                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34300.665596                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31144.036271                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits                 14209                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency     149448000                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate         0.234676                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses                4357                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits               56                       # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency    133950500                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate     0.231660                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses           4301                       # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses            1028                       # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits                1028                       # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs                  2.731600                       # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.demand_accesses              21416                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34344.019471                       # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31173.535184                       # average overall mshr miss latency
+system.cpu.l2cache.demand_hits                  14226                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency      246933500                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate          0.335730                       # miss rate for demand accesses
+system.cpu.l2cache.demand_misses                 7190                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits                56                       # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency    222392000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate     0.333115                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses            7134                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu.l2cache.occ_%::0                  0.104167                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_%::1                  0.011647                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0          3413.355602                       # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1           381.656203                       # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses             21416                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34344.019471                       # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31173.535184                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits                 14226                       # number of overall hits
+system.cpu.l2cache.overall_miss_latency     246933500                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate         0.335730                       # miss rate for overall accesses
+system.cpu.l2cache.overall_misses                7190                       # number of overall misses
+system.cpu.l2cache.overall_mshr_hits               56                       # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency    222392000                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate     0.333115                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses           7134                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements                    55                       # number of replacements
+system.cpu.l2cache.sampled_refs                  5231                       # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse              3795.011805                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                   14289                       # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks                       0                       # number of writebacks
+system.cpu.memDep0.conflictingLoads          34606299                       # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores         43565672                       # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads            108215524                       # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores            93620853                       # Number of stores inserted to the mem dependence unit.
+system.cpu.numCycles                        430845860                       # number of cpu cycles simulated
+system.cpu.rename.RENAME:BlockCycles          2009946                       # Number of cycles rename is blocking
+system.cpu.rename.RENAME:CommittedMaps      340171955                       # Number of HB maps that are committed
+system.cpu.rename.RENAME:IQFullEvents            2410                       # Number of times rename has blocked due to IQ full
+system.cpu.rename.RENAME:IdleCycles         122720704                       # Number of cycles rename is idle
+system.cpu.rename.RENAME:LSQFullEvents        4353276                       # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RENAME:RenameLookups     1678823809                       # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts       427512242                       # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands    413848674                       # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles          159405057                       # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles        13510660                       # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles       15892138                       # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps          73676716                       # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles    117198109                       # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts     12788197                       # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts           37692287                       # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts      3543781                       # count of temporary serializing insts renamed
+system.cpu.timesIdled                            2211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.workload.PROG:num_syscalls             191                       # Number of system calls
+
+---------- End Simulation Statistics   ----------
diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/config.ini b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/config.ini
new file mode 100644
index 000000000..0ccefb2ad
--- /dev/null
+++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/config.ini
@@ -0,0 +1,517 @@
+[root]
+type=Root
+children=system
+dummy=0
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+
+[system.cpu]
+type=DerivO3CPU
+children=dcache dtb fuPool icache itb l2cache toL2Bus tracer workload
+BTBEntries=4096
+BTBTagSize=16
+LFSTSize=1024
+LQEntries=32
+RASSize=16
+SQEntries=32
+SSITSize=1024
+activity=0
+backComSize=5
+cachePorts=200
+checker=Null
+choiceCtrBits=2
+choicePredictorSize=8192
+clock=500
+commitToDecodeDelay=1
+commitToFetchDelay=1
+commitToIEWDelay=1
+commitToRenameDelay=1
+commitWidth=8
+cpu_id=0
+decodeToFetchDelay=1
+decodeToRenameDelay=1
+decodeWidth=8
+defer_registration=false
+dispatchWidth=8
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+fetchToDecodeDelay=1
+fetchTrapLatency=1
+fetchWidth=8
+forwardComSize=5
+fuPool=system.cpu.fuPool
+function_trace=false
+function_trace_start=0
+globalCtrBits=2
+globalHistoryBits=13
+globalPredictorSize=8192
+iewToCommitDelay=1
+iewToDecodeDelay=1
+iewToFetchDelay=1
+iewToRenameDelay=1
+instShiftAmt=2
+issueToExecuteDelay=1
+issueWidth=8
+itb=system.cpu.itb
+localCtrBits=2
+localHistoryBits=11
+localHistoryTableSize=2048
+localPredictorSize=2048
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numIQEntries=64
+numPhysFloatRegs=256
+numPhysIntRegs=256
+numROBEntries=192
+numRobs=1
+numThreads=1
+phase=0
+predType=tournament
+progress_interval=0
+renameToDecodeDelay=1
+renameToFetchDelay=1
+renameToIEWDelay=2
+renameToROBDelay=1
+renameWidth=8
+smtCommitPolicy=RoundRobin
+smtFetchPolicy=SingleThread
+smtIQPolicy=Partitioned
+smtIQThreshold=100
+smtLSQPolicy=Partitioned
+smtLSQThreshold=100
+smtNumFetchingThreads=1
+smtROBPolicy=Partitioned
+smtROBThreshold=100
+squashWidth=8
+system=system
+tracer=system.cpu.tracer
+trapLatency=13
+wbDepth=1
+wbWidth=8
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=ArmTLB
+size=64
+
+[system.cpu.fuPool]
+type=FUPool
+children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
+FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
+
+[system.cpu.fuPool.FUList0]
+type=FUDesc
+children=opList
+count=6
+opList=system.cpu.fuPool.FUList0.opList
+
+[system.cpu.fuPool.FUList0.opList]
+type=OpDesc
+issueLat=1
+opClass=IntAlu
+opLat=1
+
+[system.cpu.fuPool.FUList1]
+type=FUDesc
+children=opList0 opList1
+count=2
+opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
+
+[system.cpu.fuPool.FUList1.opList0]
+type=OpDesc
+issueLat=1
+opClass=IntMult
+opLat=3
+
+[system.cpu.fuPool.FUList1.opList1]
+type=OpDesc
+issueLat=19
+opClass=IntDiv
+opLat=20
+
+[system.cpu.fuPool.FUList2]
+type=FUDesc
+children=opList0 opList1 opList2
+count=4
+opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
+
+[system.cpu.fuPool.FUList2.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatAdd
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList1]
+type=OpDesc
+issueLat=1
+opClass=FloatCmp
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList2]
+type=OpDesc
+issueLat=1
+opClass=FloatCvt
+opLat=2
+
+[system.cpu.fuPool.FUList3]
+type=FUDesc
+children=opList0 opList1 opList2
+count=2
+opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
+
+[system.cpu.fuPool.FUList3.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatMult
+opLat=4
+
+[system.cpu.fuPool.FUList3.opList1]
+type=OpDesc
+issueLat=12
+opClass=FloatDiv
+opLat=12
+
+[system.cpu.fuPool.FUList3.opList2]
+type=OpDesc
+issueLat=24
+opClass=FloatSqrt
+opLat=24
+
+[system.cpu.fuPool.FUList4]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList4.opList
+
+[system.cpu.fuPool.FUList4.opList]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList5]
+type=FUDesc
+children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
+count=4
+opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
+
+[system.cpu.fuPool.FUList5.opList00]
+type=OpDesc
+issueLat=1
+opClass=SimdAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList01]
+type=OpDesc
+issueLat=1
+opClass=SimdAddAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList02]
+type=OpDesc
+issueLat=1
+opClass=SimdAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList03]
+type=OpDesc
+issueLat=1
+opClass=SimdCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList04]
+type=OpDesc
+issueLat=1
+opClass=SimdCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList05]
+type=OpDesc
+issueLat=1
+opClass=SimdMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList06]
+type=OpDesc
+issueLat=1
+opClass=SimdMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList07]
+type=OpDesc
+issueLat=1
+opClass=SimdMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList08]
+type=OpDesc
+issueLat=1
+opClass=SimdShift
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList09]
+type=OpDesc
+issueLat=1
+opClass=SimdShiftAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList10]
+type=OpDesc
+issueLat=1
+opClass=SimdSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList11]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList12]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList13]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList14]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList15]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatDiv
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList16]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList17]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList18]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList19]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList6]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList6.opList
+
+[system.cpu.fuPool.FUList6.opList]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList7]
+type=FUDesc
+children=opList0 opList1
+count=4
+opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
+
+[system.cpu.fuPool.FUList7.opList0]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList7.opList1]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList8]
+type=FUDesc
+children=opList
+count=1
+opList=system.cpu.fuPool.FUList8.opList
+
+[system.cpu.fuPool.FUList8.opList]
+type=OpDesc
+issueLat=3
+opClass=IprAccess
+opLat=3
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=ArmTLB
+size=64
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=perlbmk -I. -I lib lgred.makerand.pl
+cwd=build/ARM_SE/tests/fast/long/40.perlbmk/arm/linux/o3-timing
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/perlbmk
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:134217727
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr
new file mode 100755
index 000000000..75c1cafaa
--- /dev/null
+++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr
@@ -0,0 +1,7 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+warn: fcntl64(3, 2) passed through to host
+For more information see: http://www.m5sim.org/warn/a55e2c46
+warn: Bad interworking branch address 0x66.
+For more information see: http://www.m5sim.org/warn/55f199fd
+hack: be nice to actually delete the event here
diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout
new file mode 100755
index 000000000..32de132ae
--- /dev/null
+++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout
@@ -0,0 +1,1393 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Jan 11 2011 18:16:01
+M5 revision b39a8457b332 7816 default ext/o3_regressions.patch qtip tip
+M5 started Jan 12 2011 03:34:31
+M5 executing on u200439-lin.austin.arm.com
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/40.perlbmk/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/40.perlbmk/arm/linux/o3-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0.  Starting simulation...
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+1375000: 2038431008
+1374000: 3487365506
+1373000: 4184770123
+1372000: 1943746837
+1371000: 2651673663
+1370000: 1493817016
+1369000: 2894014801
+1368000: 1932092157
+1367000: 1670009799
+1366000: 828662248
+1365000: 1816650195
+1364000: 4173139012
+1363000: 3990577549
+1362000: 1330366815
+1361000: 3316935553
+1360000: 961300001
+1359000: 344963924
+1358000: 1930356625
+1357000: 1640964266
+1356000: 3777883312
+1355000: 1651132665
+1354000: 1971433151
+1353000: 3024027448
+1352000: 1956387036
+1351000: 1490224841
+1350000: 3286956460
+1349000: 2793131848
+1348000: 2529224907
+1347000: 2622295253
+1346000: 1414103189
+1345000: 3861617587
+1344000: 3506378216
+1343000: 1667466720
+1342000: 2899224065
+1341000: 1681491556
+1340000: 1076311729
+1339000: 4066972664
+1338000: 3438059028
+1337000: 2938359730
+1336000: 1214615378
+1335000: 3814432458
+1334000: 2944038793
+1333000: 3428045644
+1332000: 2815822229
+1331000: 1093465585
+1330000: 3012217108
+1329000: 2230916791
+1328000: 208547885
+1327000: 3592585825
+1326000: 3948677052
+1325000: 1817805162
+1324000: 135366494
+1323000: 3309148112
+1322000: 1685035744
+1321000: 3293068577
+1320000: 4097808567
+1319000: 1594097274
+1318000: 2607196971
+1317000: 1763785306
+1316000: 2157394178
+1315000: 2399031328
+1314000: 2954547004
+1313000: 82348686
+1312000: 3120930785
+1311000: 2192747320
+1310000: 1580299400
+1309000: 4085061477
+1308000: 3627048345
+1307000: 3756533178
+1306000: 77997329
+1305000: 1343359499
+1304000: 1124031730
+1303000: 1161755432
+1302000: 1855858423
+1301000: 3985872257
+1300000: 3188250811
+1299000: 3621615933
+1298000: 962624248
+1297000: 447138785
+1296000: 1459144309
+1295000: 3454504226
+1294000: 2154913347
+1293000: 2356291788
+1292000: 458348817
+1291000: 3639562699
+1290000: 3596847973
+1289000: 117168222
+1288000: 3531023849
+1287000: 3135920051
+1286000: 234987844
+1285000: 2048767180
+1284000: 2437301839
+1283000: 522886780
+1282000: 2274133042
+1281000: 1415703448
+1280000: 4145574054
+1279000: 4283494580
+1278000: 3305365779
+1277000: 604711974
+1276000: 2031548723
+1275000: 1809515149
+1274000: 1664703088
+1273000: 4149809153
+1272000: 4045608138
+1271000: 1687605659
+1270000: 1292294527
+1269000: 3120968162
+1268000: 3502898850
+1267000: 371380256
+1266000: 1683884245
+1265000: 1849576817
+1264000: 1559050991
+1263000: 66820972
+1262000: 4023539201
+1261000: 3452295398
+1260000: 4188778026
+1259000: 2008091854
+1258000: 2691158394
+1257000: 2030818206
+1256000: 2715523403
+1255000: 3473414015
+1254000: 138826953
+1253000: 69386516
+1252000: 1174725971
+1251000: 4130510373
+1250000: 1649788328
+1249000: 1589122801
+1248000: 1108688101
+1247000: 2906355484
+1246000: 379539929
+1245000: 914026021
+1244000: 4074858468
+1243000: 505989635
+1242000: 2487288773
+1241000: 1991248111
+1240000: 2415456875
+1239000: 2571192525
+1238000: 2897090536
+1237000: 2761178989
+1236000: 1296601829
+1235000: 594696756
+1234000: 264562726
+1233000: 3630852367
+1232000: 1605618457
+1231000: 2857419452
+1230000: 3028672437
+1229000: 361833758
+1228000: 4046013938
+1227000: 1031775583
+1226000: 3475227831
+1225000: 802168737
+1224000: 3819194009
+1223000: 851157666
+1222000: 2656457905
+1221000: 2579045204
+1220000: 2091024410
+1219000: 4070633834
+1218000: 1926611791
+1217000: 1903813761
+1216000: 3107168794
+1215000: 2975081979
+1214000: 4097089273
+1213000: 328943233
+1212000: 2912404803
+1211000: 181334180
+1210000: 863898367
+1209000: 1894902343
+1208000: 1531985231
+1207000: 1412503751
+1206000: 662457490
+1205000: 3447925432
+1204000: 2320889638
+1203000: 303282255
+1202000: 1568632659
+1201000: 1108711074
+1200000: 953936964
+1199000: 3576987258
+1198000: 466163300
+1197000: 1159551420
+1196000: 529807534
+1195000: 1528979627
+1194000: 1795576953
+1193000: 2050917610
+1192000: 4068219994
+1191000: 3573497288
+1190000: 776005286
+1189000: 2643125982
+1188000: 2240857507
+1187000: 43353719
+1186000: 2474198261
+1185000: 1711347056
+1184000: 3046018343
+1183000: 664346074
+1182000: 3532392595
+1181000: 3145347726
+1180000: 2203928246
+1179000: 4275910811
+1178000: 3260065240
+1177000: 3216083720
+1176000: 3588515377
+1175000: 1432542416
+1174000: 173159992
+1173000: 4115057268
+1172000: 223456174
+1171000: 1192164227
+1170000: 2059254624
+1169000: 279921804
+1168000: 1100495449
+1167000: 264813624
+1166000: 2839280440
+1165000: 301796904
+1164000: 1331933822
+1163000: 647427882
+1162000: 3872813324
+1161000: 2231068824
+1160000: 4222672618
+1159000: 3629229584
+1158000: 2262586804
+1157000: 2837951671
+1156000: 1780662312
+1155000: 31553143
+1154000: 3230861653
+1153000: 1991458597
+1152000: 2277829165
+1151000: 3864184029
+1150000: 630158826
+1149000: 4028889917
+1148000: 1662505287
+1147000: 4121796538
+1146000: 3215277282
+1145000: 2019794999
+1144000: 4124433286
+1143000: 181819953
+1142000: 2704380222
+1141000: 2487909897
+1140000: 1753570204
+1139000: 2337507591
+1138000: 3235449912
+1137000: 3819353806
+1136000: 3435413746
+1135000: 3288196653
+1134000: 2705083758
+1133000: 997301031
+1132000: 1871866706
+1131000: 2298991521
+1130000: 1516060457
+1129000: 3393393053
+1128000: 2795526466
+1127000: 1177801041
+1126000: 4226698729
+1125000: 567826718
+1124000: 2425735007
+1123000: 1090360485
+1122000: 2508061782
+1121000: 3476086116
+1120000: 2952087827
+1119000: 2238445545
+1118000: 2937037425
+1117000: 1773353797
+1116000: 3033333765
+1115000: 3086246055
+1114000: 944390435
+1113000: 2944932895
+1112000: 534683663
+1111000: 2002175399
+1110000: 1876265996
+1109000: 4148000592
+1108000: 3857174625
+1107000: 843045539
+1106000: 307772960
+1105000: 4161975075
+1104000: 3675447412
+1103000: 1232242543
+1102000: 1019583281
+1101000: 1983565552
+1100000: 2490901544
+1099000: 2990982808
+1098000: 1586955629
+1097000: 1629138000
+1096000: 1870655270
+1095000: 2201093764
+1094000: 696079363
+1093000: 1526904315
+1092000: 553848190
+1091000: 4234411636
+1090000: 1027439894
+1089000: 1319115149
+1088000: 1147708285
+1087000: 3364503693
+1086000: 528432422
+1085000: 3289100476
+1084000: 3074065438
+1083000: 3664250869
+1082000: 2950591670
+1081000: 4207904839
+1080000: 3425353965
+1079000: 1069646286
+1078000: 1004956209
+1077000: 2642475281
+1076000: 364759474
+1075000: 2334969932
+1074000: 3907002684
+1073000: 273633783
+1072000: 4113182592
+1071000: 1404306188
+1070000: 3286171051
+1069000: 3531039414
+1068000: 4147513318
+1067000: 2466290219
+1066000: 2089005579
+1065000: 2617563073
+1064000: 3124838472
+1063000: 3731008114
+1062000: 4154022628
+1061000: 3389258714
+1060000: 3915149371
+1059000: 2280932986
+1058000: 2872952978
+1057000: 2381277834
+1056000: 1236179469
+1055000: 3256417375
+1054000: 2700213407
+1053000: 3418122897
+1052000: 3130247908
+1051000: 1897033028
+1050000: 2349143738
+1049000: 3789736749
+1048000: 409522147
+1047000: 3149279018
+1046000: 1323133366
+1045000: 3881472077
+1044000: 3363874422
+1043000: 3931657349
+1042000: 1220007174
+1041000: 3634450249
+1040000: 695184634
+1039000: 529508167
+1038000: 449827627
+1037000: 2817424280
+1036000: 1613482057
+1035000: 2632612792
+1034000: 852422020
+1033000: 4098325966
+1032000: 177298753
+1031000: 2286807874
+1030000: 2745349553
+1029000: 2387386570
+1028000: 2004317534
+1027000: 971343564
+1026000: 1583732447
+1025000: 2340780818
+1024000: 561110245
+1023000: 3012020895
+1022000: 1677066870
+1021000: 3046208682
+1020000: 2695506079
+1019000: 780536149
+1018000: 4225713741
+1017000: 420500410
+1016000: 3642094643
+1015000: 608695027
+1014000: 2161592269
+1013000: 930784800
+1012000: 1924051276
+1011000: 1889733886
+1010000: 1476038251
+1009000: 2908577467
+1008000: 2584082136
+1007000: 1713214537
+1006000: 3374346754
+1005000: 1173203719
+1004000: 1142288559
+1003000: 4195961973
+1002000: 1211260974
+1001000: 474231127
+1000000: 3967090782
+999000: 1543103493
+998000: 1018646803
+997000: 1799037982
+996000: 3416426509
+995000: 3581729971
+994000: 3044504127
+993000: 2975704335
+992000: 280018795
+991000: 330300280
+990000: 3557016064
+989000: 3856724468
+988000: 2124201285
+987000: 3683893247
+986000: 3331663795
+985000: 1980057740
+984000: 2908437859
+983000: 4074086941
+982000: 1162307093
+981000: 3855413476
+980000: 2799155731
+979000: 2477822501
+978000: 497762075
+977000: 1650233426
+976000: 3061573902
+975000: 2224673611
+974000: 868725340
+973000: 1630206962
+972000: 2549398924
+971000: 602424332
+970000: 1172502721
+969000: 2923795552
+968000: 1394164637
+967000: 1088479837
+966000: 898709052
+965000: 3983150961
+964000: 2463803866
+963000: 4181117626
+962000: 2151137820
+961000: 1342513757
+960000: 1507689687
+959000: 3652624918
+958000: 4169721124
+957000: 531022334
+956000: 3161389505
+955000: 1197637232
+954000: 2927231791
+953000: 2552305374
+952000: 2988512039
+951000: 2448639370
+950000: 3560951660
+949000: 948988399
+948000: 2488188856
+947000: 2804177113
+946000: 1991587461
+945000: 2480044082
+944000: 1954588624
+943000: 924231798
+942000: 3269047595
+941000: 2078696579
+940000: 2822989969
+939000: 2295885951
+938000: 1815612561
+937000: 4182254074
+936000: 2753223967
+935000: 2840201908
+934000: 4058383142
+933000: 4270167260
+932000: 1203124158
+931000: 3039861400
+930000: 4247472610
+929000: 2297661055
+928000: 2376159704
+927000: 3861417958
+926000: 1968685250
+925000: 1156966624
+924000: 3568580529
+923000: 866582344
+922000: 2263113297
+921000: 3643523016
+920000: 3252268544
+919000: 2413309783
+918000: 3463124619
+917000: 3965291932
+916000: 1309181143
+915000: 2321282614
+914000: 2286584604
+913000: 3271924727
+912000: 1719841316
+911000: 3966124343
+910000: 607707072
+909000: 61942114
+908000: 903881820
+907000: 4136948835
+906000: 3663861210
+905000: 3251888710
+904000: 227984688
+903000: 495030333
+902000: 863290992
+901000: 3297482717
+900000: 3821175085
+899000: 1679874522
+898000: 2033358728
+897000: 3495513776
+896000: 1613181881
+895000: 1729312232
+894000: 2171317375
+893000: 2508603694
+892000: 151095866
+891000: 1926096901
+890000: 4292888210
+889000: 2716307666
+888000: 737310728
+887000: 4172392976
+886000: 2322084662
+885000: 1034961047
+884000: 665072958
+883000: 368014441
+882000: 1914585160
+881000: 3836900884
+880000: 2073827187
+879000: 1650543625
+878000: 3581099222
+877000: 147580905
+876000: 4009421518
+875000: 3294244820
+874000: 2786720968
+873000: 1682434702
+872000: 620473876
+871000: 742752376
+870000: 385116650
+869000: 3882475387
+868000: 4259210265
+867000: 1329675866
+866000: 539876515
+865000: 2761681036
+864000: 2192063038
+863000: 1512848001
+862000: 3911973718
+861000: 399349760
+860000: 1449497249
+859000: 4241714042
+858000: 18611709
+857000: 1550083097
+856000: 3322762748
+855000: 283796511
+854000: 227907270
+853000: 3162559866
+852000: 1331946455
+851000: 2328467927
+850000: 1640242501
+849000: 3390154083
+848000: 22088346
+847000: 636412590
+846000: 1550672808
+845000: 763937899
+844000: 430123910
+843000: 3413971543
+842000: 900018421
+841000: 3295874222
+840000: 2470678073
+839000: 821401909
+838000: 3923898844
+837000: 429069328
+836000: 2030779868
+835000: 464625222
+834000: 3593024182
+833000: 3564354808
+832000: 2794783695
+831000: 97817593
+830000: 4197446076
+829000: 2367560230
+828000: 2180262123
+827000: 3149571964
+826000: 1364436763
+825000: 21599634
+824000: 448490256
+823000: 3775294409
+822000: 1132631425
+821000: 2046352434
+820000: 3380435217
+819000: 3672496486
+818000: 1634548077
+817000: 2881316258
+816000: 1808599559
+815000: 3298310748
+814000: 3744285741
+813000: 3540737709
+812000: 1143844515
+811000: 3091026783
+810000: 3771757792
+809000: 631375816
+808000: 1353831646
+807000: 3047756240
+806000: 818136890
+805000: 783072818
+804000: 3923416267
+803000: 3233085529
+802000: 674747602
+801000: 758523180
+800000: 2232308489
+799000: 2919643710
+798000: 623631722
+797000: 1302202741
+796000: 1083055596
+795000: 2358048936
+794000: 2836842068
+793000: 1612571734
+792000: 4243459584
+791000: 1585511173
+790000: 1493369943
+789000: 3649557715
+788000: 3223859588
+787000: 4001130195
+786000: 2949323631
+785000: 3887611007
+784000: 4091766333
+783000: 2954277998
+782000: 1281850218
+781000: 771664458
+780000: 2242576209
+779000: 3865479146
+778000: 1885013114
+777000: 2032659742
+776000: 4221167450
+775000: 1962824751
+774000: 209539683
+773000: 262945027
+772000: 452388820
+771000: 2006266573
+770000: 990063860
+769000: 1377951885
+768000: 4240978277
+767000: 2206801004
+766000: 258015097
+765000: 1990217201
+764000: 1336410303
+763000: 1004853228
+762000: 1404152873
+761000: 3356554358
+760000: 4052430907
+759000: 2833671166
+758000: 1561723151
+757000: 1752620777
+756000: 2622547462
+755000: 1843933196
+754000: 3728801998
+753000: 2776832730
+752000: 2626131293
+751000: 1528525830
+750000: 2716112581
+749000: 3306039713
+748000: 915271993
+747000: 4205133363
+746000: 3136321783
+745000: 1203154793
+744000: 3370017183
+743000: 4036456207
+742000: 3377556743
+741000: 3688568185
+740000: 3349738887
+739000: 1606411092
+738000: 331980874
+737000: 744409647
+736000: 3845688101
+735000: 3654026084
+734000: 786733128
+733000: 1938791337
+732000: 843210299
+731000: 622237260
+730000: 2851984401
+729000: 874906210
+728000: 485670931
+727000: 1522238607
+726000: 2167917076
+725000: 2304482464
+724000: 1053513779
+723000: 3535437378
+722000: 2842397393
+721000: 864490421
+720000: 920591184
+719000: 238249003
+718000: 400999105
+717000: 2476588521
+716000: 2501770197
+715000: 2307183887
+714000: 2461504446
+713000: 1055961242
+712000: 2112756603
+711000: 1691285107
+710000: 2318101701
+709000: 1113470660
+708000: 2880817109
+707000: 2105866601
+706000: 1441912219
+705000: 1684930572
+704000: 1652788290
+703000: 2359919145
+702000: 554008403
+701000: 3292620387
+700000: 3528106952
+699000: 3096375697
+698000: 4201459210
+697000: 1450879661
+696000: 3743939389
+695000: 3595614062
+694000: 4101634764
+693000: 364538097
+692000: 4204120947
+691000: 3706729229
+690000: 23134581
+689000: 2585120038
+688000: 488096133
+687000: 3437179533
+686000: 4233790378
+685000: 3093374794
+684000: 4054579709
+683000: 1275606548
+682000: 1966964511
+681000: 354765069
+680000: 3812578933
+679000: 781104418
+678000: 3281747368
+677000: 38547527
+676000: 1005246555
+675000: 74753563
+674000: 676561715
+673000: 1571462591
+672000: 1876054379
+671000: 1899005137
+670000: 4188106842
+669000: 1210903253
+668000: 2909261468
+667000: 3100970839
+666000: 758568698
+665000: 2456763236
+664000: 686978785
+663000: 349808361
+662000: 2804776250
+661000: 2660993423
+660000: 1758165672
+659000: 2116094507
+658000: 473425247
+657000: 563682488
+656000: 1454194093
+655000: 3211379305
+654000: 1298793267
+653000: 3374836733
+652000: 586356525
+651000: 1490379306
+650000: 2444980288
+649000: 47671514
+648000: 568687171
+647000: 452676234
+646000: 2752247721
+645000: 1473254180
+644000: 4189470166
+643000: 2619721788
+642000: 348627393
+641000: 675341258
+640000: 3183922211
+639000: 1266115377
+638000: 2331844572
+637000: 250721255
+636000: 4017517385
+635000: 1279621530
+634000: 1500904407
+633000: 2495457137
+632000: 1919479114
+631000: 1900388354
+630000: 370039669
+629000: 1207459690
+628000: 2314286843
+627000: 80099285
+626000: 2465533600
+625000: 1056979505
+624000: 4289445503
+623000: 1234007489
+622000: 2015973003
+621000: 2281387627
+620000: 1115405564
+619000: 1407699260
+618000: 3940256761
+617000: 3639431367
+616000: 3498942818
+615000: 2982957031
+614000: 3800830694
+613000: 1454837486
+612000: 158454584
+611000: 3414923339
+610000: 3752581462
+609000: 195868045
+608000: 3165948362
+607000: 2335822431
+606000: 3229210414
+605000: 1963422803
+604000: 2355005929
+603000: 2009365872
+602000: 1343084455
+601000: 2935056539
+600000: 2354171524
+599000: 3621510708
+598000: 3992266416
+597000: 682368260
+596000: 3290472265
+595000: 2215475388
+594000: 258049456
+593000: 365234760
+592000: 291875022
+591000: 3307168950
+590000: 2233802778
+589000: 1944100586
+588000: 7070250
+587000: 882601802
+586000: 1231725137
+585000: 4169259917
+584000: 2123453163
+583000: 631823798
+582000: 2039925673
+581000: 2238172862
+580000: 1479379031
+579000: 2363652063
+578000: 3186953219
+577000: 1893181853
+576000: 2598096173
+575000: 938779920
+574000: 927622241
+573000: 3105026014
+572000: 2412852365
+571000: 644810722
+570000: 3576393744
+569000: 2625468928
+568000: 2167447563
+567000: 3391359662
+566000: 3178493511
+565000: 24044406
+564000: 3298992941
+563000: 2054886551
+562000: 42479754
+561000: 2681525651
+560000: 1110769583
+559000: 2140540905
+558000: 780964175
+557000: 1320986796
+556000: 3624725635
+555000: 2920977559
+554000: 4017386186
+553000: 1800018968
+552000: 2137743255
+551000: 2282561617
+550000: 1466333871
+549000: 2567190002
+548000: 3280136825
+547000: 1761114084
+546000: 413841088
+545000: 829808286
+544000: 283842712
+543000: 3524860517
+542000: 1853927454
+541000: 3087398009
+540000: 2535138654
+539000: 2224833733
+538000: 1673737994
+537000: 3963575809
+536000: 289926670
+535000: 2411609896
+534000: 1866933324
+533000: 259728174
+532000: 786327819
+531000: 870136645
+530000: 3603849411
+529000: 1687141824
+528000: 2973109656
+527000: 2120372902
+526000: 3554894341
+525000: 369365218
+524000: 2336210870
+523000: 1352671703
+522000: 4093185231
+521000: 44309897
+520000: 1308207751
+519000: 1489447779
+518000: 497784082
+517000: 2370135551
+516000: 2393982064
+515000: 3453216376
+514000: 349616264
+513000: 1057922348
+512000: 2061823561
+511000: 2221803921
+510000: 2518047997
+509000: 2783356981
+508000: 3842023593
+507000: 3105321997
+506000: 3540124104
+505000: 334821209
+504000: 2867156116
+503000: 3824184936
+502000: 2432119674
+501000: 3759474841
+500000: 3381305904
+499000: 3106640260
+498000: 4241569809
+497000: 2499659818
+496000: 3971155346
+495000: 2297624439
+494000: 3455216298
+493000: 2152855317
+492000: 3915728702
+491000: 1087687366
+490000: 3976823873
+489000: 1813936857
+488000: 2803197060
+487000: 4026575712
+486000: 3867909271
+485000: 644795069
+484000: 1051897856
+483000: 3091023530
+482000: 558963440
+481000: 2516346710
+480000: 2405618228
+479000: 1595155902
+478000: 1699460683
+477000: 645434559
+476000: 1457238083
+475000: 101746166
+474000: 1054127445
+473000: 1703635926
+472000: 3228750510
+471000: 2570095523
+470000: 2671516672
+469000: 219569232
+468000: 245973042
+467000: 1785352151
+466000: 1828704556
+465000: 2993350381
+464000: 1802995474
+463000: 3689392931
+462000: 2612188341
+461000: 1970287287
+460000: 179729165
+459000: 1971694777
+458000: 3031333568
+457000: 844564594
+456000: 979968160
+455000: 2169589334
+454000: 2315813244
+453000: 2333801403
+452000: 27632567
+451000: 3752181065
+450000: 3965825733
+449000: 969798494
+448000: 1028884180
+447000: 1127216392
+446000: 2477366335
+445000: 3752023316
+444000: 1679036165
+443000: 4241934865
+442000: 3360200587
+441000: 3533494907
+440000: 1888455616
+439000: 2668699748
+438000: 2728196631
+437000: 31348508
+436000: 2192326452
+435000: 286955043
+434000: 4097630027
+433000: 1185622743
+432000: 2870795553
+431000: 2246074692
+430000: 14797454
+429000: 2606207217
+428000: 2143322684
+427000: 1289559127
+426000: 3922285071
+425000: 590638427
+424000: 1098669098
+423000: 1597510568
+422000: 1623191243
+421000: 558862770
+420000: 3846690181
+419000: 3187756225
+418000: 2520849981
+417000: 492022774
+416000: 1621927303
+415000: 2828836994
+414000: 2840605981
+413000: 4260845378
+412000: 2200645444
+411000: 393061550
+410000: 3334889686
+409000: 1926958198
+408000: 2939424440
+407000: 4207748941
+406000: 4155428743
+405000: 89797563
+404000: 427509452
+403000: 1154877029
+402000: 4023324583
+401000: 359413604
+400000: 964788206
+399000: 3843097093
+398000: 1871599521
+397000: 2361845870
+396000: 4103568192
+395000: 622493054
+394000: 954921337
+393000: 3664395297
+392000: 2429042528
+391000: 1361036260
+390000: 1944048082
+389000: 1452288555
+388000: 1619598577
+387000: 481096019
+386000: 3719595713
+385000: 1840199850
+384000: 421723640
+383000: 2976677668
+382000: 618336385
+381000: 1777037748
+380000: 901802032
+379000: 621392881
+378000: 3857241587
+377000: 3115040335
+376000: 3173790487
+375000: 2517831056
+374000: 4125976072
+373000: 2294107866
+372000: 4127359945
+371000: 333946663
+370000: 3307391606
+369000: 4268094300
+368000: 91056295
+367000: 882600429
+366000: 730521557
+365000: 3957048081
+364000: 2139992409
+363000: 3504327478
+362000: 2637042137
+361000: 2718540805
+360000: 903036675
+359000: 1858031956
+358000: 1868403889
+357000: 2677157063
+356000: 1865569815
+355000: 224528281
+354000: 3144318856
+353000: 1968806079
+352000: 2836077060
+351000: 1981309964
+350000: 3105869514
+349000: 3793296439
+348000: 1267294125
+347000: 1962520375
+346000: 2150839102
+345000: 3811064048
+344000: 1298671776
+343000: 2150950779
+342000: 3522997671
+341000: 1378798782
+340000: 2213936395
+339000: 2117978968
+338000: 2444486361
+337000: 3928234621
+336000: 1645335376
+335000: 540013781
+334000: 1103798645
+333000: 1723781016
+332000: 1805323374
+331000: 3590394804
+330000: 4178797476
+329000: 3350975600
+328000: 1556948383
+327000: 2282601074
+326000: 1709618426
+325000: 637957139
+324000: 2719080929
+323000: 1847444832
+322000: 547261068
+321000: 581409575
+320000: 586567018
+319000: 1579880779
+318000: 1049735969
+317000: 3233747918
+316000: 351376358
+315000: 3446473138
+314000: 2099035319
+313000: 2827833754
+312000: 2717063452
+311000: 2212978977
+310000: 1583494069
+309000: 3119642323
+308000: 2946038826
+307000: 167580491
+306000: 3916319765
+305000: 3480693946
+304000: 2709010304
+303000: 3265576420
+302000: 3439318492
+301000: 1896109937
+300000: 339896540
+299000: 313850585
+298000: 2600289987
+297000: 4060531515
+296000: 3894455718
+295000: 3183544633
+294000: 1551799240
+293000: 3574197425
+292000: 2380783887
+291000: 3130665581
+290000: 1135162832
+289000: 3460550191
+288000: 3366619355
+287000: 501626025
+286000: 1070097358
+285000: 1023235560
+284000: 925313877
+283000: 3758987940
+282000: 1935539406
+281000: 3727463323
+280000: 4040081802
+279000: 2462105177
+278000: 322183212
+277000: 2437872102
+276000: 1085894622
+275000: 2118601354
+274000: 1720719726
+273000: 56294175
+272000: 2046218040
+271000: 2871320919
+270000: 3111863367
+269000: 726835633
+268000: 916866344
+267000: 1208374677
+266000: 2914608557
+265000: 449456198
+264000: 2645640532
+263000: 997311800
+262000: 2872564998
+261000: 1964496124
+260000: 2802080932
+259000: 387636194
+258000: 3813984224
+257000: 1921258264
+256000: 1414333533
+255000: 997845727
+254000: 3671258247
+253000: 3244313331
+252000: 44297738
+251000: 1055697350
+250000: 403951609
+249000: 3558182356
+248000: 3441722116
+247000: 3598259825
+246000: 2495236386
+245000: 4150113079
+244000: 4092477475
+243000: 1352323466
+242000: 4228179784
+241000: 3509286314
+240000: 1117669666
+239000: 1821539001
+238000: 2685425558
+237000: 3282158412
+236000: 976807931
+235000: 1960913234
+234000: 675404937
+233000: 2016845981
+232000: 3778769531
+231000: 1321297859
+230000: 84609577
+229000: 2736973360
+228000: 1143462599
+227000: 1152334102
+226000: 2661675401
+225000: 3384049744
+224000: 3321570349
+223000: 2151575803
+222000: 2950365334
+221000: 2791341163
+220000: 2912181889
+219000: 700726300
+218000: 3236687629
+217000: 384678680
+216000: 3027284798
+215000: 2124466541
+214000: 1634885735
+213000: 3025139089
+212000: 1913485355
+211000: 2451444114
+210000: 1597224573
+209000: 2863042887
+208000: 1462999033
+207000: 853998677
+206000: 1532111742
+205000: 3533822378
+204000: 1057056422
+203000: 2585913344
+202000: 1776380902
+201000: 2652271540
+200000: 2500553547
+199000: 3943435104
+198000: 615742187
+197000: 2089667313
+196000: 1649690458
+195000: 582691711
+194000: 1197398266
+193000: 2682453813
+192000: 1739971049
+191000: 1543584807
+190000: 4224852565
+189000: 2330603128
+188000: 2738873539
+187000: 2462336661
+186000: 538134005
+185000: 618406175
+184000: 3258203829
+183000: 3565635398
+182000: 2437456159
+181000: 1103703144
+180000: 3142082412
+179000: 3635072449
+178000: 2831183465
+177000: 3067391696
+176000: 4243880329
+175000: 3847103503
+174000: 1886736895
+173000: 3994782354
+172000: 2180961421
+171000: 2657714328
+170000: 1783032069
+169000: 3288794122
+168000: 4214505744
+167000: 3893811403
+166000: 301673242
+165000: 1008606441
+164000: 4241744599
+163000: 4077366883
+162000: 947408771
+161000: 2893412067
+160000: 4239854096
+159000: 837488883
+158000: 1035341013
+157000: 2979612216
+156000: 622879904
+155000: 2239033946
+154000: 1793603359
+153000: 3403674755
+152000: 1757769702
+151000: 3104338771
+150000: 4050901279
+149000: 1064027760
+148000: 1232980113
+147000: 1940798204
+146000: 1520506974
+145000: 1602654645
+144000: 3827165041
+143000: 2333560581
+142000: 1078945096
+141000: 4164769913
+140000: 1004088705
+139000: 1918334274
+138000: 2376094733
+137000: 2114404244
+136000: 610887654
+135000: 2061314834
+134000: 2934949429
+133000: 1384359308
+132000: 2214638498
+131000: 4091637905
+130000: 1178600936
+129000: 3673332079
+128000: 335936353
+127000: 1680711257
+126000: 1535342908
+125000: 1797602927
+124000: 1277174958
+123000: 3114077321
+122000: 149498793
+121000: 864366602
+120000: 104510626
+119000: 1518395286
+118000: 3111302078
+117000: 3110116836
+116000: 3233967498
+115000: 1017896311
+114000: 692827001
+113000: 3779537224
+112000: 2905474934
+111000: 3465999202
+110000: 1915694049
+109000: 2628022627
+108000: 875271541
+107000: 2022225002
+106000: 1671971011
+105000: 3334748297
+104000: 1332184097
+103000: 1555681497
+102000: 3406253965
+101000: 4045141299
+100000: 3058680000
+99000: 555036606
+98000: 46275609
+97000: 3853135904
+96000: 4229006385
+95000: 4108164708
+94000: 2566945975
+93000: 3797900910
+92000: 3355992329
+91000: 1635484145
+90000: 1382023482
+89000: 3690432221
+88000: 1892056918
+87000: 1120722079
+86000: 2675052236
+85000: 4165748502
+84000: 10230467
+83000: 4138070209
+82000: 1570296924
+81000: 3126342757
+80000: 598265835
+79000: 541475291
+78000: 2784920265
+77000: 4169891577
+76000: 1101249184
+75000: 2090307927
+74000: 3780559777
+73000: 19873425
+72000: 1118190767
+71000: 3485912405
+70000: 1322638834
+69000: 1096526516
+68000: 1370553703
+67000: 3631120381
+66000: 1806420191
+65000: 2701118072
+64000: 483879470
+63000: 2124403158
+62000: 1877513812
+61000: 1289006766
+60000: 3733667461
+59000: 3457358686
+58000: 732502949
+57000: 3971773677
+56000: 883589946
+55000: 290212168
+54000: 2244967385
+53000: 3848247179
+52000: 2228476206
+51000: 2372703555
+50000: 1200411530
+49000: 2060190456
+48000: 2511902942
+47000: 4007272287
+46000: 2854231300
+45000: 2518671311
+44000: 815143404
+43000: 1972543143
+42000: 3063716128
+41000: 3326571310
+40000: 3180391453
+39000: 2568545510
+38000: 573110821
+37000: 3814257324
+36000: 4163248735
+35000: 943584186
+34000: 387069186
+33000: 3519377243
+32000: 3861206003
+31000: 2378381393
+30000: 3259365221
+29000: 3960625204
+28000: 3476394666
+27000: 1995310421
+26000: 1884341166
+25000: 3181801013
+24000: 116492838
+23000: 3276567587
+22000: 3693343729
+21000: 2595820568
+20000: 2397879436
+19000: 2692679578
+18000: 2368648652
+17000: 3098196844
+16000: 3913788179
+15000: 1240694507
+14000: 1586030084
+13000: 1211450031
+12000: 3458253062
+11000: 1804606651
+10000: 2128587109
+9000: 1894810186
+8000: 2221431098
+7000: 113605713
+6000: 4020003580
+5000: 2988041351
+4000: 2310084217
+3000: 1475476779
+2000: 760651391
+1000: 4031656975
+0: 2206428413
+Exiting @ tick 1106986290500 because target called exit()
diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
new file mode 100644
index 000000000..46557403f
--- /dev/null
+++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
@@ -0,0 +1,494 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate                                 126560                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 258084                       # Number of bytes of host memory used
+host_seconds                                 14568.38                       # Real time elapsed on the host
+host_tick_rate                               75985562                       # Simulator tick rate (ticks/s)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+sim_insts                                  1843766922                       # Number of instructions simulated
+sim_seconds                                  1.106986                       # Number of seconds simulated
+sim_ticks                                1106986290500                       # Number of ticks simulated
+system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.BTBHits                334577288                       # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups             553224056                       # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect                   0                       # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect           46883845                       # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted          562377077                       # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups                562377077                       # Number of BP lookups
+system.cpu.BPredUnit.usedRAS                        0                       # Number of times the RAS was used to get a target.
+system.cpu.commit.COM:branches              258172659                       # Number of branches committed
+system.cpu.commit.COM:bw_lim_events          41405242                       # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_limited                    0                       # number of insts not committed due to BW limits
+system.cpu.commit.COM:committed_per_cycle::samples   2026425019                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::mean     0.909862                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::stdev     1.566343                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0   1126460049     55.59%     55.59% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1    528416767     26.08%     81.66% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2    168171926      8.30%     89.96% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3     70727286      3.49%     93.45% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4     47338472      2.34%     95.79% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5     23657957      1.17%     96.96% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6     13792404      0.68%     97.64% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7      6454916      0.32%     97.96% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8     41405242      2.04%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total   2026425019                       # Number of insts commited each cycle
+system.cpu.commit.COM:count                1843766922                       # Number of instructions committed
+system.cpu.commit.COM:loads                 631405848                       # Number of loads committed
+system.cpu.commit.COM:membars                       0                       # Number of memory barriers committed
+system.cpu.commit.COM:refs                  908401145                       # Number of memory references committed
+system.cpu.commit.COM:swp_count                     0                       # Number of s/w prefetches committed
+system.cpu.commit.branchMispredicts          84212939                       # The number of times a branch was mispredicted
+system.cpu.commit.commitCommittedInsts     1843766922                       # The number of committed instructions
+system.cpu.commit.commitNonSpecStalls          188261                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts      1168824216                       # The number of squashed insts skipped by commit
+system.cpu.committedInsts                  1843766922                       # Number of Instructions Simulated
+system.cpu.committedInsts_total            1843766922                       # Number of Instructions Simulated
+system.cpu.cpi                               1.200788                       # CPI: Cycles Per Instruction
+system.cpu.cpi_total                         1.200788                       # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses          714254562                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 34305.778645                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34068.836125                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits              712322725                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency    66273172500                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate          0.002705                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses              1931837                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits            467831                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency  49876980500                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate     0.002050                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses         1464006                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses         276945664                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 35173.008313                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 32580.155094                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits             276142350                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency   28254970000                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate         0.002901                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses              803314                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits           730842                       # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency   2361149000                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate     0.000262                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses          72472                       # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets 10666.666667                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs                 643.332594                       # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets        32000                       # number of cycles access was blocked
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.demand_accesses           991200226                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 34560.484046                       # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 33998.618594                       # average overall mshr miss latency
+system.cpu.dcache.demand_hits               988465075                       # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency     94528142500                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate           0.002759                       # miss rate for demand accesses
+system.cpu.dcache.demand_misses               2735151                       # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits            1198673                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency  52238129500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate      0.001550                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses          1536478                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0                   0.999786                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0           4095.125013                       # Average occupied blocks per context
+system.cpu.dcache.overall_accesses          991200226                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 34560.484046                       # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 33998.618594                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits              988465075                       # number of overall hits
+system.cpu.dcache.overall_miss_latency    94528142500                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate          0.002759                       # miss rate for overall accesses
+system.cpu.dcache.overall_misses              2735151                       # number of overall misses
+system.cpu.dcache.overall_mshr_hits           1198673                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency  52238129500                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate     0.001550                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses         1536478                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements                1532380                       # number of replacements
+system.cpu.dcache.sampled_refs                1536476                       # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse               4095.125013                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                988465091                       # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle              341946000                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks                   106863                       # number of writebacks
+system.cpu.decode.DECODE:BlockedCycles      223702821                       # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts      3748475932                       # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles         853302528                       # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles          949015552                       # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles       187283417                       # Number of cycles decode is squashing
+system.cpu.decode.DECODE:UnblockCycles         404118                       # Number of cycles decode is unblocking
+system.cpu.dtb.accesses                             0                       # DTB accesses
+system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits                                 0                       # DTB hits
+system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.dtb.inst_hits                            0                       # ITB inst hits
+system.cpu.dtb.inst_misses                          0                       # ITB inst misses
+system.cpu.dtb.misses                               0                       # DTB misses
+system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses                        0                       # DTB read accesses
+system.cpu.dtb.read_hits                            0                       # DTB read hits
+system.cpu.dtb.read_misses                          0                       # DTB read misses
+system.cpu.dtb.write_accesses                       0                       # DTB write accesses
+system.cpu.dtb.write_hits                           0                       # DTB write hits
+system.cpu.dtb.write_misses                         0                       # DTB write misses
+system.cpu.fetch.Branches                   562377077                       # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines                 400588369                       # Number of cache lines fetched
+system.cpu.fetch.Cycles                    1002800662                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes              11586078                       # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts                     2972268186                       # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles                34327                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles                86966878                       # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate                  0.254013                       # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles          400588369                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches          334577288                       # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate                        1.342505                       # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples         2213708436                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean              1.777306                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev             2.798612                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0               1213776786     54.83%     54.83% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1                388415263     17.55%     72.38% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2                 93122307      4.21%     76.58% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3                 48895921      2.21%     78.79% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4                 60943546      2.75%     81.54% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5                 76981670      3.48%     85.02% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6                 16173404      0.73%     85.75% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7                 35829918      1.62%     87.37% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8                279569621     12.63%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total           2213708436                       # Number of instructions fetched each cycle (Total)
+system.cpu.icache.ReadReq_accesses          400588369                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency  8967.410787                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency  5871.276669                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits              400557684                       # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency      275165000                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate          0.000077                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses                30685                       # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits              1813                       # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency    169515500                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate     0.000072                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses           28872                       # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_refs               13875.010704                       # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.demand_accesses           400588369                       # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency  8967.410787                       # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency  5871.276669                       # average overall mshr miss latency
+system.cpu.icache.demand_hits               400557684                       # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency       275165000                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate           0.000077                       # miss rate for demand accesses
+system.cpu.icache.demand_misses                 30685                       # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits               1813                       # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency    169515500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate      0.000072                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses            28872                       # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.icache.occ_%::0                   0.814790                       # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0           1668.688983                       # Average occupied blocks per context
+system.cpu.icache.overall_accesses          400588369                       # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency  8967.410787                       # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency  5871.276669                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits              400557684                       # number of overall hits
+system.cpu.icache.overall_miss_latency      275165000                       # number of overall miss cycles
+system.cpu.icache.overall_miss_rate          0.000077                       # miss rate for overall accesses
+system.cpu.icache.overall_misses                30685                       # number of overall misses
+system.cpu.icache.overall_mshr_hits              1813                       # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency    169515500                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate     0.000072                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses           28872                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements                  27162                       # number of replacements
+system.cpu.icache.sampled_refs                  28869                       # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse               1668.688983                       # Cycle average of tags in use
+system.cpu.icache.total_refs                400557684                       # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks                        0                       # number of writebacks
+system.cpu.idleCycles                          264146                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches                328211890                       # Number of branches executed
+system.cpu.iew.EXEC:nop                             0                       # number of nop insts executed
+system.cpu.iew.EXEC:rate                     1.050140                       # Inst execution rate
+system.cpu.iew.EXEC:refs                   1122138305                       # number of memory reference insts executed
+system.cpu.iew.EXEC:stores                  367853547                       # Number of stores executed
+system.cpu.iew.EXEC:swp                             0                       # number of swp insts executed
+system.cpu.iew.WB:consumers                2149738091                       # num instructions consuming a value
+system.cpu.iew.WB:count                    2244813187                       # cumulative count of insts written-back
+system.cpu.iew.WB:fanout                     0.548413                       # average fanout of values written-back
+system.cpu.iew.WB:penalized                         0                       # number of instrctions required to write to 'other' IQ
+system.cpu.iew.WB:penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.WB:producers                1178945029                       # num instructions producing a value
+system.cpu.iew.WB:rate                       1.013930                       # insts written-back per cycle
+system.cpu.iew.WB:sent                     2267021093                       # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts             93878046                       # Number of branch mispredicts detected at execute
+system.cpu.iew.iewBlockCycles                 4821399                       # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts             976823890                       # Number of dispatched load instructions
+system.cpu.iew.iewDispNonSpecInsts            9835077                       # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispSquashedInsts          65011205                       # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts            487069954                       # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts          3012606054                       # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts             754284758                       # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts         120224792                       # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts            2324980968                       # Number of executed instructions
+system.cpu.iew.iewIQFullEvents                 971459                       # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
+system.cpu.iew.iewLSQFullEvents                   242                       # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles              187283417                       # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles               1560904                       # Number of cycles IEW is unblocking
+system.cpu.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread.0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread.0.forwLoads        12454380                       # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses         4593                       # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.memOrderViolation      2755264                       # Number of memory ordering violations
+system.cpu.iew.lsq.thread.0.rescheduledLoads         1382                       # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread.0.squashedLoads    345418041                       # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores    210074657                       # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents        2755264                       # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect     45730558                       # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect       48147488                       # Number of branches that were predicted taken incorrectly
+system.cpu.ipc                               0.832787                       # IPC: Instructions Per Cycle
+system.cpu.ipc_total                         0.832787                       # IPC: Total IPC of All Threads
+system.cpu.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu      1195936250     48.91%     48.91% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult       11168379      0.46%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv               0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd             0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp             0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt             0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv             0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAdd          16846      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc            0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAlu              0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCmp              0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCvt              0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMisc             0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMult             0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc            0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShift            0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc            0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdSqrt             0      0.00%     49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd      1375289      0.06%     49.42% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu            0      0.00%     49.42% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp      6876473      0.28%     49.70% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt      5501179      0.22%     49.93% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv            0      0.00%     49.93% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc     23390230      0.96%     50.89% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult            0      0.00%     50.89% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc            0      0.00%     50.89% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt            0      0.00%     50.89% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead      793077281     32.43%     83.32% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite     407863833     16.68%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::total       2445205760                       # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt              60724254                       # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate             0.024834                       # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:fu_full::No_OpClass             0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu               337      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult            24113      0.04%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv                 0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd               0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp               0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt               0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult              0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv               0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt              0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAdd                0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAddAcc             0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAlu                0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCmp                0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCvt                0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMisc               0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMult               0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShift              0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdSqrt               0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAdd            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAlu            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCmp            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCvt            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatDiv            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMisc            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMult            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead         44167441     72.73%     72.77% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite        16532363     27.23%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IprAccess              0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:issued_per_cycle::samples   2213708436                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean     1.104574                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev     1.422277                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0    1044197875     47.17%     47.17% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1     536098097     24.22%     71.39% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2     282654634     12.77%     84.16% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3     162977150      7.36%     91.52% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4     122131975      5.52%     97.03% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5      40303840      1.82%     98.86% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6      15378768      0.69%     99.55% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7       7181539      0.32%     99.87% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8       2784558      0.13%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::total   2213708436                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate                     1.104443                       # Inst issue rate
+system.cpu.iq.iqInstsAdded                 3002770977                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued                2445205760                       # Number of instructions issued
+system.cpu.iq.iqNonSpecInstsAdded             9835077                       # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqSquashedInstsExamined      1141885172                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued           8344506                       # Number of squashed instructions issued
+system.cpu.iq.iqSquashedNonSpecRemoved        9646816                       # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedOperandsExamined   2082899377                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.itb.accesses                             0                       # DTB accesses
+system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits                                 0                       # DTB hits
+system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.itb.inst_hits                            0                       # ITB inst hits
+system.cpu.itb.inst_misses                          0                       # ITB inst misses
+system.cpu.itb.misses                               0                       # DTB misses
+system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
+system.cpu.itb.read_hits                            0                       # DTB read hits
+system.cpu.itb.read_misses                          0                       # DTB read misses
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.write_hits                           0                       # DTB write hits
+system.cpu.itb.write_misses                         0                       # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses           72470                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34498.335527                       # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31001.225657                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits                6383                       # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency   2279891500                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate       0.911922                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses             66087                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency   2048778000                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.911922                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses        66087                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses           1492876                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34237.383234                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31000.264277                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits                 77656                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency   48453429500                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate         0.947982                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses             1415220                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits               39                       # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency  43870985000                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate     0.947956                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses        1415181                       # number of ReadReq MSHR misses
+system.cpu.l2cache.UpgradeReq_accesses              2                       # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency        31000                       # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_miss_rate             1                       # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_misses                2                       # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency        62000                       # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate            1                       # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_misses            2                       # number of UpgradeReq MSHR misses
+system.cpu.l2cache.Writeback_accesses          106863                       # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits              106863                       # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs                  0.056843                       # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.demand_accesses            1565346                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34249.025354                       # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31000.307169                       # average overall mshr miss latency
+system.cpu.l2cache.demand_hits                  84039                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency    50733321000                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate          0.946313                       # miss rate for demand accesses
+system.cpu.l2cache.demand_misses              1481307                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits                39                       # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency  45919763000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate     0.946288                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses         1481268                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu.l2cache.occ_%::0                  0.884785                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_%::1                  0.091201                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0         28992.645165                       # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1          2988.461118                       # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses           1565346                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34249.025354                       # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31000.307169                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits                 84039                       # number of overall hits
+system.cpu.l2cache.overall_miss_latency   50733321000                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate         0.946313                       # miss rate for overall accesses
+system.cpu.l2cache.overall_misses             1481307                       # number of overall misses
+system.cpu.l2cache.overall_mshr_hits               39                       # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency  45919763000                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate     0.946288                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses        1481268                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements               1479999                       # number of replacements
+system.cpu.l2cache.sampled_refs               1512721                       # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse             31981.106283                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                   85987                       # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks                   66099                       # number of writebacks
+system.cpu.memDep0.conflictingLoads          48375882                       # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores        167873780                       # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads            976823890                       # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores           487069954                       # Number of stores inserted to the mem dependence unit.
+system.cpu.numCycles                       2213972582                       # number of cpu cycles simulated
+system.cpu.rename.RENAME:BlockCycles         17658494                       # Number of cycles rename is blocking
+system.cpu.rename.RENAME:CommittedMaps     1482327508                       # Number of HB maps that are committed
+system.cpu.rename.RENAME:IQFullEvents         4825678                       # Number of times rename has blocked due to IQ full
+system.cpu.rename.RENAME:IdleCycles         919120381                       # Number of cycles rename is idle
+system.cpu.rename.RENAME:LSQFullEvents        8406320                       # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RENAME:ROBFullEvents              1                       # Number of times rename has blocked due to ROB full
+system.cpu.rename.RENAME:RenameLookups     9255875063                       # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts      3353421712                       # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands   2685986508                       # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles          880460602                       # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles       187283417                       # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles       23975327                       # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps        1203658997                       # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles    185210215                       # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts     19466962                       # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts          226114375                       # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts     13965391                       # count of temporary serializing insts renamed
+system.cpu.timesIdled                           87015                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.workload.PROG:num_syscalls            1411                       # Number of system calls
+
+---------- End Simulation Statistics   ----------
diff --git a/tests/long/50.vortex/ref/arm/linux/o3-timing/config.ini b/tests/long/50.vortex/ref/arm/linux/o3-timing/config.ini
new file mode 100644
index 000000000..d32286142
--- /dev/null
+++ b/tests/long/50.vortex/ref/arm/linux/o3-timing/config.ini
@@ -0,0 +1,517 @@
+[root]
+type=Root
+children=system
+dummy=0
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+
+[system.cpu]
+type=DerivO3CPU
+children=dcache dtb fuPool icache itb l2cache toL2Bus tracer workload
+BTBEntries=4096
+BTBTagSize=16
+LFSTSize=1024
+LQEntries=32
+RASSize=16
+SQEntries=32
+SSITSize=1024
+activity=0
+backComSize=5
+cachePorts=200
+checker=Null
+choiceCtrBits=2
+choicePredictorSize=8192
+clock=500
+commitToDecodeDelay=1
+commitToFetchDelay=1
+commitToIEWDelay=1
+commitToRenameDelay=1
+commitWidth=8
+cpu_id=0
+decodeToFetchDelay=1
+decodeToRenameDelay=1
+decodeWidth=8
+defer_registration=false
+dispatchWidth=8
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+fetchToDecodeDelay=1
+fetchTrapLatency=1
+fetchWidth=8
+forwardComSize=5
+fuPool=system.cpu.fuPool
+function_trace=false
+function_trace_start=0
+globalCtrBits=2
+globalHistoryBits=13
+globalPredictorSize=8192
+iewToCommitDelay=1
+iewToDecodeDelay=1
+iewToFetchDelay=1
+iewToRenameDelay=1
+instShiftAmt=2
+issueToExecuteDelay=1
+issueWidth=8
+itb=system.cpu.itb
+localCtrBits=2
+localHistoryBits=11
+localHistoryTableSize=2048
+localPredictorSize=2048
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numIQEntries=64
+numPhysFloatRegs=256
+numPhysIntRegs=256
+numROBEntries=192
+numRobs=1
+numThreads=1
+phase=0
+predType=tournament
+progress_interval=0
+renameToDecodeDelay=1
+renameToFetchDelay=1
+renameToIEWDelay=2
+renameToROBDelay=1
+renameWidth=8
+smtCommitPolicy=RoundRobin
+smtFetchPolicy=SingleThread
+smtIQPolicy=Partitioned
+smtIQThreshold=100
+smtLSQPolicy=Partitioned
+smtLSQThreshold=100
+smtNumFetchingThreads=1
+smtROBPolicy=Partitioned
+smtROBThreshold=100
+squashWidth=8
+system=system
+tracer=system.cpu.tracer
+trapLatency=13
+wbDepth=1
+wbWidth=8
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=ArmTLB
+size=64
+
+[system.cpu.fuPool]
+type=FUPool
+children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
+FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
+
+[system.cpu.fuPool.FUList0]
+type=FUDesc
+children=opList
+count=6
+opList=system.cpu.fuPool.FUList0.opList
+
+[system.cpu.fuPool.FUList0.opList]
+type=OpDesc
+issueLat=1
+opClass=IntAlu
+opLat=1
+
+[system.cpu.fuPool.FUList1]
+type=FUDesc
+children=opList0 opList1
+count=2
+opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
+
+[system.cpu.fuPool.FUList1.opList0]
+type=OpDesc
+issueLat=1
+opClass=IntMult
+opLat=3
+
+[system.cpu.fuPool.FUList1.opList1]
+type=OpDesc
+issueLat=19
+opClass=IntDiv
+opLat=20
+
+[system.cpu.fuPool.FUList2]
+type=FUDesc
+children=opList0 opList1 opList2
+count=4
+opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
+
+[system.cpu.fuPool.FUList2.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatAdd
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList1]
+type=OpDesc
+issueLat=1
+opClass=FloatCmp
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList2]
+type=OpDesc
+issueLat=1
+opClass=FloatCvt
+opLat=2
+
+[system.cpu.fuPool.FUList3]
+type=FUDesc
+children=opList0 opList1 opList2
+count=2
+opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
+
+[system.cpu.fuPool.FUList3.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatMult
+opLat=4
+
+[system.cpu.fuPool.FUList3.opList1]
+type=OpDesc
+issueLat=12
+opClass=FloatDiv
+opLat=12
+
+[system.cpu.fuPool.FUList3.opList2]
+type=OpDesc
+issueLat=24
+opClass=FloatSqrt
+opLat=24
+
+[system.cpu.fuPool.FUList4]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList4.opList
+
+[system.cpu.fuPool.FUList4.opList]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList5]
+type=FUDesc
+children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
+count=4
+opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
+
+[system.cpu.fuPool.FUList5.opList00]
+type=OpDesc
+issueLat=1
+opClass=SimdAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList01]
+type=OpDesc
+issueLat=1
+opClass=SimdAddAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList02]
+type=OpDesc
+issueLat=1
+opClass=SimdAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList03]
+type=OpDesc
+issueLat=1
+opClass=SimdCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList04]
+type=OpDesc
+issueLat=1
+opClass=SimdCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList05]
+type=OpDesc
+issueLat=1
+opClass=SimdMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList06]
+type=OpDesc
+issueLat=1
+opClass=SimdMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList07]
+type=OpDesc
+issueLat=1
+opClass=SimdMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList08]
+type=OpDesc
+issueLat=1
+opClass=SimdShift
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList09]
+type=OpDesc
+issueLat=1
+opClass=SimdShiftAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList10]
+type=OpDesc
+issueLat=1
+opClass=SimdSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList11]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList12]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList13]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList14]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList15]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatDiv
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList16]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList17]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList18]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList19]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList6]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList6.opList
+
+[system.cpu.fuPool.FUList6.opList]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList7]
+type=FUDesc
+children=opList0 opList1
+count=4
+opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
+
+[system.cpu.fuPool.FUList7.opList0]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList7.opList1]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList8]
+type=FUDesc
+children=opList
+count=1
+opList=system.cpu.fuPool.FUList8.opList
+
+[system.cpu.fuPool.FUList8.opList]
+type=OpDesc
+issueLat=3
+opClass=IprAccess
+opLat=3
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=ArmTLB
+size=64
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=vortex lendian.raw
+cwd=build/ARM_SE/tests/fast/long/50.vortex/arm/linux/o3-timing
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/vortex
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:134217727
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/long/50.vortex/ref/arm/linux/o3-timing/simerr b/tests/long/50.vortex/ref/arm/linux/o3-timing/simerr
new file mode 100755
index 000000000..71ce94393
--- /dev/null
+++ b/tests/long/50.vortex/ref/arm/linux/o3-timing/simerr
@@ -0,0 +1,15 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+warn: Bad interworking branch address 0x7002.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xa.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xa.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xa.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xa.
+For more information see: http://www.m5sim.org/warn/55f199fd
+warn: Bad interworking branch address 0xa.
+For more information see: http://www.m5sim.org/warn/55f199fd
+hack: be nice to actually delete the event here
diff --git a/tests/long/50.vortex/ref/arm/linux/o3-timing/simout b/tests/long/50.vortex/ref/arm/linux/o3-timing/simout
new file mode 100755
index 000000000..4650e6a0c
--- /dev/null
+++ b/tests/long/50.vortex/ref/arm/linux/o3-timing/simout
@@ -0,0 +1,18 @@
+Redirecting stdout to build/ARM_SE/tests/fast/long/50.vortex/arm/linux/o3-timing/simout
+Redirecting stderr to build/ARM_SE/tests/fast/long/50.vortex/arm/linux/o3-timing/simerr
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Jan 18 2011 03:54:36
+M5 revision 218f733923f8 7861 default qtip int/arm_gdb.patch tip
+M5 started Jan 18 2011 04:19:02
+M5 executing on aus-bc2-b9
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/50.vortex/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/50.vortex/arm/linux/o3-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0.  Starting simulation...
+info: Increasing stack size by one page.
+Exiting @ tick 59259979500 because target called exit()
diff --git a/tests/long/50.vortex/ref/arm/linux/o3-timing/stats.txt b/tests/long/50.vortex/ref/arm/linux/o3-timing/stats.txt
new file mode 100644
index 000000000..c8769189d
--- /dev/null
+++ b/tests/long/50.vortex/ref/arm/linux/o3-timing/stats.txt
@@ -0,0 +1,497 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate                                 156565                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 260328                       # Number of bytes of host memory used
+host_seconds                                   631.29                       # Real time elapsed on the host
+host_tick_rate                               93871242                       # Simulator tick rate (ticks/s)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+sim_insts                                    98838077                       # Number of instructions simulated
+sim_seconds                                  0.059260                       # Number of seconds simulated
+sim_ticks                                 59259979500                       # Number of ticks simulated
+system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.BTBHits                 10631376                       # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups              17355232                       # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect                   0                       # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect             914560                       # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted           17451382                       # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups                 17451382                       # Number of BP lookups
+system.cpu.BPredUnit.usedRAS                        0                       # Number of times the RAS was used to get a target.
+system.cpu.commit.COM:branches               12133384                       # Number of branches committed
+system.cpu.commit.COM:bw_lim_events           1268932                       # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_limited                    0                       # number of insts not committed due to BW limits
+system.cpu.commit.COM:committed_per_cycle::samples    114018884                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::mean     0.866857                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::stdev     1.400756                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0     59418042     52.11%     52.11% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1     36575306     32.08%     84.19% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2      7815756      6.85%     91.05% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3      3335762      2.93%     93.97% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4      3218602      2.82%     96.79% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5      1142108      1.00%     97.80% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6       823063      0.72%     98.52% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7       421313      0.37%     98.89% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8      1268932      1.11%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total    114018884                       # Number of insts commited each cycle
+system.cpu.commit.COM:count                  98838077                       # Number of instructions committed
+system.cpu.commit.COM:loads                  27315295                       # Number of loads committed
+system.cpu.commit.COM:membars                       0                       # Number of memory barriers committed
+system.cpu.commit.COM:refs                   47871033                       # Number of memory references committed
+system.cpu.commit.COM:swp_count                     0                       # Number of s/w prefetches committed
+system.cpu.commit.branchMispredicts           2496869                       # The number of times a branch was mispredicted
+system.cpu.commit.commitCommittedInsts       98838077                       # The number of committed instructions
+system.cpu.commit.commitNonSpecStalls          667791                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts        18231626                       # The number of squashed insts skipped by commit
+system.cpu.committedInsts                    98838077                       # Number of Instructions Simulated
+system.cpu.committedInsts_total              98838077                       # Number of Instructions Simulated
+system.cpu.cpi                               1.199133                       # CPI: Cycles Per Instruction
+system.cpu.cpi_total                         1.199133                       # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses           28495397                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 22617.028157                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18828.183694                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits               28388709                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency     2412965500                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate          0.003744                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses               106688                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits             49985                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency   1067614500                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate     0.001990                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses           56703                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses          19865820                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 32612.870291                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 34110.136388                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits              18320719                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency   50390178500                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate         0.077777                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses             1545101                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits          1438347                       # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency   3641393500                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate     0.005374                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses         106754                       # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets        21500                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs                 285.786157                       # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets        21500                       # number of cycles access was blocked
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.demand_accesses            48361217                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 31967.245211                       # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 28808.848810                       # average overall mshr miss latency
+system.cpu.dcache.demand_hits                46709428                       # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency     52803144000                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate           0.034155                       # miss rate for demand accesses
+system.cpu.dcache.demand_misses               1651789                       # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits            1488332                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency   4709008000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate      0.003380                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses           163457                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0                   0.995663                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0           4078.236319                       # Average occupied blocks per context
+system.cpu.dcache.overall_accesses           48361217                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 31967.245211                       # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 28808.848810                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits               46709428                       # number of overall hits
+system.cpu.dcache.overall_miss_latency    52803144000                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate          0.034155                       # miss rate for overall accesses
+system.cpu.dcache.overall_misses              1651789                       # number of overall misses
+system.cpu.dcache.overall_mshr_hits           1488332                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency   4709008000                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate     0.003380                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses          163457                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements                 159346                       # number of replacements
+system.cpu.dcache.sampled_refs                 163442                       # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse               4078.236319                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                 46709461                       # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle              393981000                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks                   124385                       # number of writebacks
+system.cpu.decode.DECODE:BlockedCycles       14942645                       # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts       127014948                       # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles          27511704                       # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles           70998513                       # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles         3514572                       # Number of cycles decode is squashing
+system.cpu.decode.DECODE:UnblockCycles         566022                       # Number of cycles decode is unblocking
+system.cpu.dtb.accesses                             0                       # DTB accesses
+system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits                                 0                       # DTB hits
+system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.dtb.inst_hits                            0                       # ITB inst hits
+system.cpu.dtb.inst_misses                          0                       # ITB inst misses
+system.cpu.dtb.misses                               0                       # DTB misses
+system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses                        0                       # DTB read accesses
+system.cpu.dtb.read_hits                            0                       # DTB read hits
+system.cpu.dtb.read_misses                          0                       # DTB read misses
+system.cpu.dtb.write_accesses                       0                       # DTB write accesses
+system.cpu.dtb.write_hits                           0                       # DTB write hits
+system.cpu.dtb.write_misses                         0                       # DTB write misses
+system.cpu.fetch.Branches                    17451382                       # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines                  12122688                       # Number of cache lines fetched
+system.cpu.fetch.Cycles                      73872074                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes                 96174                       # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts                       95885012                       # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles                34128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles                 2507897                       # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate                  0.147244                       # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles           12122688                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches           10631376                       # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate                        0.809020                       # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples          117533456                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean              1.108172                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev             1.634523                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0                 43866274     37.32%     37.32% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1                 53998301     45.94%     83.27% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2                  9118937      7.76%     91.02% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3                  3358983      2.86%     93.88% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4                  1352835      1.15%     95.03% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5                   476061      0.41%     95.44% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6                  1116299      0.95%     96.39% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7                   521407      0.44%     96.83% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8                  3724359      3.17%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total            117533456                       # Number of instructions fetched each cycle (Total)
+system.cpu.icache.ReadReq_accesses           12122688                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 12759.423411                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency  9476.994450                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits               12098546                       # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency      308038000                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate          0.001991                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses                24142                       # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits               539                       # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency    223685500                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate     0.001947                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses           23603                       # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_refs                 512.911056                       # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.demand_accesses            12122688                       # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 12759.423411                       # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency  9476.994450                       # average overall mshr miss latency
+system.cpu.icache.demand_hits                12098546                       # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency       308038000                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate           0.001991                       # miss rate for demand accesses
+system.cpu.icache.demand_misses                 24142                       # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits                539                       # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency    223685500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate      0.001947                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses            23603                       # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.icache.occ_%::0                   0.878284                       # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0           1798.726213                       # Average occupied blocks per context
+system.cpu.icache.overall_accesses           12122688                       # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 12759.423411                       # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency  9476.994450                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits               12098546                       # number of overall hits
+system.cpu.icache.overall_miss_latency      308038000                       # number of overall miss cycles
+system.cpu.icache.overall_miss_rate          0.001991                       # miss rate for overall accesses
+system.cpu.icache.overall_misses                24142                       # number of overall misses
+system.cpu.icache.overall_mshr_hits               539                       # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency    223685500                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate     0.001947                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses           23603                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements                  21558                       # number of replacements
+system.cpu.icache.sampled_refs                  23588                       # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse               1798.726213                       # Cycle average of tags in use
+system.cpu.icache.total_refs                 12098546                       # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks                        0                       # number of writebacks
+system.cpu.idleCycles                          986504                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches                 13347127                       # Number of branches executed
+system.cpu.iew.EXEC:nop                             0                       # number of nop insts executed
+system.cpu.iew.EXEC:rate                     0.903568                       # Inst execution rate
+system.cpu.iew.EXEC:refs                     50902903                       # number of memory reference insts executed
+system.cpu.iew.EXEC:stores                   21266898                       # Number of stores executed
+system.cpu.iew.EXEC:swp                             0                       # number of swp insts executed
+system.cpu.iew.WB:consumers                  83917531                       # num instructions consuming a value
+system.cpu.iew.WB:count                     104978436                       # cumulative count of insts written-back
+system.cpu.iew.WB:fanout                     0.516830                       # average fanout of values written-back
+system.cpu.iew.WB:penalized                         0                       # number of instrctions required to write to 'other' IQ
+system.cpu.iew.WB:penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.WB:producers                  43371139                       # num instructions producing a value
+system.cpu.iew.WB:rate                       0.885745                       # insts written-back per cycle
+system.cpu.iew.WB:sent                      106195350                       # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts              2628455                       # Number of branch mispredicts detected at execute
+system.cpu.iew.iewBlockCycles                  987035                       # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts              32508348                       # Number of dispatched load instructions
+system.cpu.iew.iewDispNonSpecInsts            1016199                       # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispSquashedInsts           2305298                       # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts             23389031                       # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts           117101137                       # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts              29636005                       # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts           2065669                       # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts             107090838                       # Number of executed instructions
+system.cpu.iew.iewIQFullEvents                   2107                       # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
+system.cpu.iew.iewLSQFullEvents                   908                       # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles                3514572                       # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles                 39558                       # Number of cycles IEW is unblocking
+system.cpu.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread.0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread.0.forwLoads          247077                       # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses         2317                       # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.memOrderViolation        39532                       # Number of memory ordering violations
+system.cpu.iew.lsq.thread.0.rescheduledLoads            7                       # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread.0.squashedLoads      5193052                       # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores      2833293                       # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents          39532                       # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect      1768227                       # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect         860228                       # Number of branches that were predicted taken incorrectly
+system.cpu.ipc                               0.833936                       # IPC: Instructions Per Cycle
+system.cpu.ipc_total                         0.833936                       # IPC: Total IPC of All Threads
+system.cpu.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu        57364104     52.55%     52.55% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult          80354      0.07%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv               0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd           124      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp             0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt             0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv             0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAdd              1      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAlu              0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCmp              0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCvt              0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMisc             0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMult             0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShift            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdSqrt             0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc            7      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt            0      0.00%     52.63% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead       30140236     27.61%     80.24% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite      21571681     19.76%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::total        109156507                       # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt               1323138                       # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate             0.012121                       # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:fu_full::No_OpClass             0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu              1303      0.10%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult                0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv                 0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd               0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp               0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt               0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult              0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv               0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt              0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAdd                0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAddAcc             0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAlu                0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCmp                0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCvt                0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMisc               0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMult               0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMultAcc            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShift              0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShiftAcc            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdSqrt               0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAdd            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAlu            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCmp            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCvt            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatDiv            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMisc            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMult            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt            0      0.00%      0.10% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead          1094336     82.71%     82.81% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite          227499     17.19%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IprAccess              0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:issued_per_cycle::samples    117533456                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean     0.928727                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev     1.126434                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0      53481972     45.50%     45.50% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1      35549975     30.25%     75.75% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2      18295748     15.57%     91.32% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3       5807729      4.94%     96.26% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4       2883694      2.45%     98.71% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5       1109227      0.94%     99.66% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6        329629      0.28%     99.94% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7         70692      0.06%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8          4790      0.00%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::total    117533456                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate                     0.920997                       # Inst issue rate
+system.cpu.iq.iqInstsAdded                  116084938                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued                 109156507                       # Number of instructions issued
+system.cpu.iq.iqNonSpecInstsAdded             1016199                       # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqSquashedInstsExamined        17094247                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued             68325                       # Number of squashed instructions issued
+system.cpu.iq.iqSquashedNonSpecRemoved         348408                       # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedOperandsExamined     30276342                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.itb.accesses                             0                       # DTB accesses
+system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits                                 0                       # DTB hits
+system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.itb.inst_hits                            0                       # ITB inst hits
+system.cpu.itb.inst_misses                          0                       # ITB inst misses
+system.cpu.itb.misses                               0                       # DTB misses
+system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
+system.cpu.itb.read_hits                            0                       # DTB read hits
+system.cpu.itb.read_misses                          0                       # DTB read misses
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.write_hits                           0                       # DTB write hits
+system.cpu.itb.write_misses                         0                       # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses          106739                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34385.177402                       # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31198.626723                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits                4429                       # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency   3517947500                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate       0.958506                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses            102310                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency   3191931500                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.958506                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses       102310                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses             80290                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34268.509897                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31112.930905                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits                 46997                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency    1140901500                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate         0.414659                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses               33293                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits               78                       # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency   1033416000                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate     0.413688                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses          33215                       # number of ReadReq MSHR misses
+system.cpu.l2cache.UpgradeReq_accesses             15                       # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_avg_miss_latency         3450                       # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency        31300                       # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_hits                  5                       # number of UpgradeReq hits
+system.cpu.l2cache.UpgradeReq_miss_latency        34500                       # number of UpgradeReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_rate      0.666667                       # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_misses               10                       # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency       313000                       # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate     0.666667                       # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_misses           10                       # number of UpgradeReq MSHR misses
+system.cpu.l2cache.Writeback_accesses          124385                       # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits              124385                       # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs                  0.522459                       # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.demand_accesses             187029                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34356.533410                       # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31177.624055                       # average overall mshr miss latency
+system.cpu.l2cache.demand_hits                  51426                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency     4658849000                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate          0.725037                       # miss rate for demand accesses
+system.cpu.l2cache.demand_misses               135603                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits                78                       # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency   4225347500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate     0.724620                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses          135525                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu.l2cache.occ_%::0                  0.075665                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_%::1                  0.490596                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0          2479.385419                       # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1         16075.863311                       # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses            187029                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34356.533410                       # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31177.624055                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits                 51426                       # number of overall hits
+system.cpu.l2cache.overall_miss_latency    4658849000                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate         0.725037                       # miss rate for overall accesses
+system.cpu.l2cache.overall_misses              135603                       # number of overall misses
+system.cpu.l2cache.overall_mshr_hits               78                       # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency   4225347500                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate     0.724620                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses         135525                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements                115260                       # number of replacements
+system.cpu.l2cache.sampled_refs                134133                       # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse             18555.248730                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                   70079                       # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks                   88459                       # number of writebacks
+system.cpu.memDep0.conflictingLoads           7990320                       # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores         10924699                       # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads             32508348                       # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores            23389031                       # Number of stores inserted to the mem dependence unit.
+system.cpu.numCycles                        118519960                       # number of cpu cycles simulated
+system.cpu.rename.RENAME:BlockCycles          1866194                       # Number of cycles rename is blocking
+system.cpu.rename.RENAME:CommittedMaps       74745628                       # Number of HB maps that are committed
+system.cpu.rename.RENAME:IQFullEvents            1883                       # Number of times rename has blocked due to IQ full
+system.cpu.rename.RENAME:IdleCycles          30389505                       # Number of cycles rename is idle
+system.cpu.rename.RENAME:LSQFullEvents         833530                       # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RENAME:ROBFullEvents              4                       # Number of times rename has blocked due to ROB full
+system.cpu.rename.RENAME:RenameLookups      333412635                       # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts       124050705                       # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands     93358658                       # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles           68672790                       # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles         3514572                       # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles        1591233                       # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps          18613027                       # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles     11499162                       # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts       818368                       # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts            3724500                       # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts       819368                       # count of temporary serializing insts renamed
+system.cpu.timesIdled                           60726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.workload.PROG:num_syscalls            1946                       # Number of system calls
+
+---------- End Simulation Statistics   ----------
diff --git a/tests/long/60.bzip2/ref/arm/linux/o3-timing/config.ini b/tests/long/60.bzip2/ref/arm/linux/o3-timing/config.ini
new file mode 100644
index 000000000..3ef4a25fb
--- /dev/null
+++ b/tests/long/60.bzip2/ref/arm/linux/o3-timing/config.ini
@@ -0,0 +1,517 @@
+[root]
+type=Root
+children=system
+dummy=0
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+
+[system.cpu]
+type=DerivO3CPU
+children=dcache dtb fuPool icache itb l2cache toL2Bus tracer workload
+BTBEntries=4096
+BTBTagSize=16
+LFSTSize=1024
+LQEntries=32
+RASSize=16
+SQEntries=32
+SSITSize=1024
+activity=0
+backComSize=5
+cachePorts=200
+checker=Null
+choiceCtrBits=2
+choicePredictorSize=8192
+clock=500
+commitToDecodeDelay=1
+commitToFetchDelay=1
+commitToIEWDelay=1
+commitToRenameDelay=1
+commitWidth=8
+cpu_id=0
+decodeToFetchDelay=1
+decodeToRenameDelay=1
+decodeWidth=8
+defer_registration=false
+dispatchWidth=8
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+fetchToDecodeDelay=1
+fetchTrapLatency=1
+fetchWidth=8
+forwardComSize=5
+fuPool=system.cpu.fuPool
+function_trace=false
+function_trace_start=0
+globalCtrBits=2
+globalHistoryBits=13
+globalPredictorSize=8192
+iewToCommitDelay=1
+iewToDecodeDelay=1
+iewToFetchDelay=1
+iewToRenameDelay=1
+instShiftAmt=2
+issueToExecuteDelay=1
+issueWidth=8
+itb=system.cpu.itb
+localCtrBits=2
+localHistoryBits=11
+localHistoryTableSize=2048
+localPredictorSize=2048
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numIQEntries=64
+numPhysFloatRegs=256
+numPhysIntRegs=256
+numROBEntries=192
+numRobs=1
+numThreads=1
+phase=0
+predType=tournament
+progress_interval=0
+renameToDecodeDelay=1
+renameToFetchDelay=1
+renameToIEWDelay=2
+renameToROBDelay=1
+renameWidth=8
+smtCommitPolicy=RoundRobin
+smtFetchPolicy=SingleThread
+smtIQPolicy=Partitioned
+smtIQThreshold=100
+smtLSQPolicy=Partitioned
+smtLSQThreshold=100
+smtNumFetchingThreads=1
+smtROBPolicy=Partitioned
+smtROBThreshold=100
+squashWidth=8
+system=system
+tracer=system.cpu.tracer
+trapLatency=13
+wbDepth=1
+wbWidth=8
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=ArmTLB
+size=64
+
+[system.cpu.fuPool]
+type=FUPool
+children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
+FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
+
+[system.cpu.fuPool.FUList0]
+type=FUDesc
+children=opList
+count=6
+opList=system.cpu.fuPool.FUList0.opList
+
+[system.cpu.fuPool.FUList0.opList]
+type=OpDesc
+issueLat=1
+opClass=IntAlu
+opLat=1
+
+[system.cpu.fuPool.FUList1]
+type=FUDesc
+children=opList0 opList1
+count=2
+opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
+
+[system.cpu.fuPool.FUList1.opList0]
+type=OpDesc
+issueLat=1
+opClass=IntMult
+opLat=3
+
+[system.cpu.fuPool.FUList1.opList1]
+type=OpDesc
+issueLat=19
+opClass=IntDiv
+opLat=20
+
+[system.cpu.fuPool.FUList2]
+type=FUDesc
+children=opList0 opList1 opList2
+count=4
+opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
+
+[system.cpu.fuPool.FUList2.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatAdd
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList1]
+type=OpDesc
+issueLat=1
+opClass=FloatCmp
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList2]
+type=OpDesc
+issueLat=1
+opClass=FloatCvt
+opLat=2
+
+[system.cpu.fuPool.FUList3]
+type=FUDesc
+children=opList0 opList1 opList2
+count=2
+opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
+
+[system.cpu.fuPool.FUList3.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatMult
+opLat=4
+
+[system.cpu.fuPool.FUList3.opList1]
+type=OpDesc
+issueLat=12
+opClass=FloatDiv
+opLat=12
+
+[system.cpu.fuPool.FUList3.opList2]
+type=OpDesc
+issueLat=24
+opClass=FloatSqrt
+opLat=24
+
+[system.cpu.fuPool.FUList4]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList4.opList
+
+[system.cpu.fuPool.FUList4.opList]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList5]
+type=FUDesc
+children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
+count=4
+opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
+
+[system.cpu.fuPool.FUList5.opList00]
+type=OpDesc
+issueLat=1
+opClass=SimdAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList01]
+type=OpDesc
+issueLat=1
+opClass=SimdAddAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList02]
+type=OpDesc
+issueLat=1
+opClass=SimdAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList03]
+type=OpDesc
+issueLat=1
+opClass=SimdCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList04]
+type=OpDesc
+issueLat=1
+opClass=SimdCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList05]
+type=OpDesc
+issueLat=1
+opClass=SimdMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList06]
+type=OpDesc
+issueLat=1
+opClass=SimdMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList07]
+type=OpDesc
+issueLat=1
+opClass=SimdMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList08]
+type=OpDesc
+issueLat=1
+opClass=SimdShift
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList09]
+type=OpDesc
+issueLat=1
+opClass=SimdShiftAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList10]
+type=OpDesc
+issueLat=1
+opClass=SimdSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList11]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList12]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList13]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList14]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList15]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatDiv
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList16]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList17]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList18]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList19]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList6]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList6.opList
+
+[system.cpu.fuPool.FUList6.opList]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList7]
+type=FUDesc
+children=opList0 opList1
+count=4
+opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
+
+[system.cpu.fuPool.FUList7.opList0]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList7.opList1]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList8]
+type=FUDesc
+children=opList
+count=1
+opList=system.cpu.fuPool.FUList8.opList
+
+[system.cpu.fuPool.FUList8.opList]
+type=OpDesc
+issueLat=3
+opClass=IprAccess
+opLat=3
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=ArmTLB
+size=64
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=bzip2 input.source 1
+cwd=build/ARM_SE/tests/fast/long/60.bzip2/arm/linux/o3-timing
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/bzip2
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:134217727
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/long/60.bzip2/ref/arm/linux/o3-timing/simerr b/tests/long/60.bzip2/ref/arm/linux/o3-timing/simerr
new file mode 100755
index 000000000..eabe42249
--- /dev/null
+++ b/tests/long/60.bzip2/ref/arm/linux/o3-timing/simerr
@@ -0,0 +1,3 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+hack: be nice to actually delete the event here
diff --git a/tests/long/60.bzip2/ref/arm/linux/o3-timing/simout b/tests/long/60.bzip2/ref/arm/linux/o3-timing/simout
new file mode 100755
index 000000000..2f2c51bdb
--- /dev/null
+++ b/tests/long/60.bzip2/ref/arm/linux/o3-timing/simout
@@ -0,0 +1,32 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Jan 11 2011 18:16:01
+M5 revision b39a8457b332 7816 default ext/o3_regressions.patch qtip tip
+M5 started Jan 12 2011 03:57:47
+M5 executing on u200439-lin.austin.arm.com
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/60.bzip2/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/60.bzip2/arm/linux/o3-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0.  Starting simulation...
+spec_init
+Loading Input Data
+Input data 1048576 bytes in length
+Compressing Input Data, level 7
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+Compressed data 198546 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Compressing Input Data, level 9
+Compressed data 198677 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Tested 1MB buffer: OK!
+Exiting @ tick 736332221500 because target called exit()
diff --git a/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt
new file mode 100644
index 000000000..ab126a693
--- /dev/null
+++ b/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt
@@ -0,0 +1,487 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate                                 165173                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 251872                       # Number of bytes of host memory used
+host_seconds                                 10349.18                       # Real time elapsed on the host
+host_tick_rate                               71148819                       # Simulator tick rate (ticks/s)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+sim_insts                                  1709408682                       # Number of instructions simulated
+sim_seconds                                  0.736332                       # Number of seconds simulated
+sim_ticks                                736332221500                       # Number of ticks simulated
+system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.BTBHits                251161589                       # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups             289953961                       # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect                   0                       # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect           20139757                       # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted          310539803                       # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups                310539803                       # Number of BP lookups
+system.cpu.BPredUnit.usedRAS                        0                       # Number of times the RAS was used to get a target.
+system.cpu.commit.COM:branches              203576342                       # Number of branches committed
+system.cpu.commit.COM:bw_lim_events          42336019                       # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_limited                    0                       # number of insts not committed due to BW limits
+system.cpu.commit.COM:committed_per_cycle::samples   1325593863                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::mean     1.289542                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::stdev     1.917523                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0    632760901     47.73%     47.73% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1    317626873     23.96%     71.70% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2    153247647     11.56%     83.26% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3     83932703      6.33%     89.59% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4     35877325      2.71%     92.29% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5     27102905      2.04%     94.34% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6     13190001      1.00%     95.33% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7     19519489      1.47%     96.81% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8     42336019      3.19%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total   1325593863                       # Number of insts commited each cycle
+system.cpu.commit.COM:count                1709408682                       # Number of instructions committed
+system.cpu.commit.COM:loads                 485926830                       # Number of loads committed
+system.cpu.commit.COM:membars                       0                       # Number of memory barriers committed
+system.cpu.commit.COM:refs                  660773875                       # Number of memory references committed
+system.cpu.commit.COM:swp_count                     0                       # Number of s/w prefetches committed
+system.cpu.commit.branchMispredicts          33291323                       # The number of times a branch was mispredicted
+system.cpu.commit.commitCommittedInsts     1709408682                       # The number of committed instructions
+system.cpu.commit.commitNonSpecStalls             333                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts       724671522                       # The number of squashed insts skipped by commit
+system.cpu.committedInsts                  1709408682                       # Number of Instructions Simulated
+system.cpu.committedInsts_total            1709408682                       # Number of Instructions Simulated
+system.cpu.cpi                               0.861505                       # CPI: Cycles Per Instruction
+system.cpu.cpi_total                         0.861505                       # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses          535355954                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 14975.678248                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11475.231071                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits              527355564                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency   119811266500                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate          0.014944                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses              8000390                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits            345154                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency  87845602000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate     0.014299                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses         7655236                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses         172586108                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 23783.327584                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 20862.502653                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits             168018197                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency  108640123688                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate         0.026467                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses             4567911                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits          2675787                       # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency  39474441969                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate     0.010963                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses        1892124                       # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs  3127.917167                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets 19937.500000                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs                  72.834141                       # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs             25171                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs     78732803                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets       159500                       # number of cycles access was blocked
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.demand_accesses           707942062                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 18176.791771                       # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 13335.628275                       # average overall mshr miss latency
+system.cpu.dcache.demand_hits               695373761                       # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency    228451390188                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate           0.017753                       # miss rate for demand accesses
+system.cpu.dcache.demand_misses              12568301                       # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits            3020941                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency 127320043969                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate      0.013486                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses          9547360                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0                   0.997284                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0           4084.873750                       # Average occupied blocks per context
+system.cpu.dcache.overall_accesses          707942062                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 18176.791771                       # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 13335.628275                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits              695373761                       # number of overall hits
+system.cpu.dcache.overall_miss_latency   228451390188                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate          0.017753                       # miss rate for overall accesses
+system.cpu.dcache.overall_misses             12568301                       # number of overall misses
+system.cpu.dcache.overall_mshr_hits           3020941                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency 127320043969                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate     0.013486                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses         9547360                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements                9543264                       # number of replacements
+system.cpu.dcache.sampled_refs                9547360                       # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse               4084.873750                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                695373761                       # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle             7250730000                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks                  3122652                       # number of writebacks
+system.cpu.decode.DECODE:BlockedCycles      107521017                       # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts      2640561192                       # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles         660508331                       # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles          547645494                       # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles       111598676                       # Number of cycles decode is squashing
+system.cpu.decode.DECODE:UnblockCycles        9919021                       # Number of cycles decode is unblocking
+system.cpu.dtb.accesses                             0                       # DTB accesses
+system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits                                 0                       # DTB hits
+system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.dtb.inst_hits                            0                       # ITB inst hits
+system.cpu.dtb.inst_misses                          0                       # ITB inst misses
+system.cpu.dtb.misses                               0                       # DTB misses
+system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses                        0                       # DTB read accesses
+system.cpu.dtb.read_hits                            0                       # DTB read hits
+system.cpu.dtb.read_misses                          0                       # DTB read misses
+system.cpu.dtb.write_accesses                       0                       # DTB write accesses
+system.cpu.dtb.write_hits                           0                       # DTB write hits
+system.cpu.dtb.write_misses                         0                       # DTB write misses
+system.cpu.fetch.Branches                   310539803                       # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines                 305341372                       # Number of cache lines fetched
+system.cpu.fetch.Cycles                     575112901                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes               5844114                       # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts                     2356609774                       # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles              3056047                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles                35765564                       # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate                  0.210869                       # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles          305341372                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches          251161589                       # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate                        1.600235                       # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples         1437192539                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean              1.882507                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev             2.825084                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0                863142869     60.06%     60.06% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1                 76123612      5.30%     65.35% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2                 84397778      5.87%     71.23% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3                 62407182      4.34%     75.57% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4                 54486198      3.79%     79.36% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5                 66150908      4.60%     83.96% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6                 49722936      3.46%     87.42% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7                 19741369      1.37%     88.80% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8                161019687     11.20%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total           1437192539                       # Number of instructions fetched each cycle (Total)
+system.cpu.icache.ReadReq_accesses          305341372                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 34138.917794                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 34194.369973                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits              305340411                       # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency       32807500                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate          0.000003                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses                  961                       # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits               215                       # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency     25509000                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate     0.000002                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses             746                       # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_refs               409303.500000                       # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.demand_accesses           305341372                       # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 34138.917794                       # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 34194.369973                       # average overall mshr miss latency
+system.cpu.icache.demand_hits               305340411                       # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency        32807500                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate           0.000003                       # miss rate for demand accesses
+system.cpu.icache.demand_misses                   961                       # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits                215                       # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency     25509000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate      0.000002                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses              746                       # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.icache.occ_%::0                   0.297244                       # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0            608.756375                       # Average occupied blocks per context
+system.cpu.icache.overall_accesses          305341372                       # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 34138.917794                       # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 34194.369973                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits              305340411                       # number of overall hits
+system.cpu.icache.overall_miss_latency       32807500                       # number of overall miss cycles
+system.cpu.icache.overall_miss_rate          0.000003                       # miss rate for overall accesses
+system.cpu.icache.overall_misses                  961                       # number of overall misses
+system.cpu.icache.overall_mshr_hits               215                       # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency     25509000                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate     0.000002                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses             746                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements                     10                       # number of replacements
+system.cpu.icache.sampled_refs                    746                       # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse                608.756375                       # Cycle average of tags in use
+system.cpu.icache.total_refs                305340411                       # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks                        0                       # number of writebacks
+system.cpu.idleCycles                        35471905                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches                234624640                       # Number of branches executed
+system.cpu.iew.EXEC:nop                             0                       # number of nop insts executed
+system.cpu.iew.EXEC:rate                     1.389966                       # Inst execution rate
+system.cpu.iew.EXEC:refs                    783869507                       # number of memory reference insts executed
+system.cpu.iew.EXEC:stores                  215578815                       # Number of stores executed
+system.cpu.iew.EXEC:swp                             0                       # number of swp insts executed
+system.cpu.iew.WB:consumers                2289056926                       # num instructions consuming a value
+system.cpu.iew.WB:count                    2009251521                       # cumulative count of insts written-back
+system.cpu.iew.WB:fanout                     0.549566                       # average fanout of values written-back
+system.cpu.iew.WB:penalized                         0                       # number of instrctions required to write to 'other' IQ
+system.cpu.iew.WB:penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.WB:producers                1257988693                       # num instructions producing a value
+system.cpu.iew.WB:rate                       1.364365                       # insts written-back per cycle
+system.cpu.iew.WB:sent                     2020755883                       # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts             34959273                       # Number of branch mispredicts detected at execute
+system.cpu.iew.iewBlockCycles                18898435                       # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts             660629203                       # Number of dispatched load instructions
+system.cpu.iew.iewDispNonSpecInsts                422                       # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispSquashedInsts          10495423                       # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts            320206682                       # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts          2433961539                       # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts             568290692                       # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts          53852412                       # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts            2046953136                       # Number of executed instructions
+system.cpu.iew.iewIQFullEvents                1105294                       # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
+system.cpu.iew.iewLSQFullEvents                 81032                       # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles              111598676                       # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles               1881770                       # Number of cycles IEW is unblocking
+system.cpu.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread.0.cacheBlocked       185278                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread.0.forwLoads        29166049                       # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses       474578                       # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.memOrderViolation      2909115                       # Number of memory ordering violations
+system.cpu.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread.0.squashedLoads    174702372                       # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores    145359637                       # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents        2909115                       # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect     16680292                       # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect       18278981                       # Number of branches that were predicted taken incorrectly
+system.cpu.ipc                               1.160759                       # IPC: Instructions Per Cycle
+system.cpu.ipc_total                         1.160759                       # IPC: Total IPC of All Threads
+system.cpu.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu      1282325001     61.04%     61.04% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult        1250884      0.06%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv               0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd             2      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp             0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt             0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv             0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAdd              0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAlu              0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCmp              0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCvt              0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMisc             0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMult             0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShift            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdSqrt             0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt           20      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv            3      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc           17      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt            0      0.00%     61.10% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead      577865457     27.51%     88.61% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite     239364164     11.39%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::total       2100805548                       # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt              35252464                       # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate             0.016780                       # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:fu_full::No_OpClass             0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu             38199      0.11%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult                0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv                 0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd               0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp               0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt               0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult              0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv               0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt              0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAdd                0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAddAcc             0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAlu                0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCmp                0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCvt                0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMisc               0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMult               0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMultAcc            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShift              0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShiftAcc            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdSqrt               0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAdd            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAlu            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCmp            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCvt            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatDiv            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMisc            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMult            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt            0      0.00%      0.11% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead         25515421     72.38%     72.49% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite         9698844     27.51%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IprAccess              0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:issued_per_cycle::samples   1437192539                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean     1.461743                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev     1.631414                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0     547476469     38.09%     38.09% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1     329329940     22.91%     61.01% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2     229433093     15.96%     76.97% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3     157481559     10.96%     87.93% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4      82220449      5.72%     93.65% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5      49053587      3.41%     97.06% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6      31255179      2.17%     99.24% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7       9054164      0.63%     99.87% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8       1888099      0.13%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::total   1437192539                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate                     1.426534                       # Inst issue rate
+system.cpu.iq.iqInstsAdded                 2433961117                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued                2100805548                       # Number of instructions issued
+system.cpu.iq.iqNonSpecInstsAdded                 422                       # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqSquashedInstsExamined       717692858                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued          28325044                       # Number of squashed instructions issued
+system.cpu.iq.iqSquashedNonSpecRemoved             89                       # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedOperandsExamined   1287267033                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.itb.accesses                             0                       # DTB accesses
+system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits                                 0                       # DTB hits
+system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.itb.inst_hits                            0                       # ITB inst hits
+system.cpu.itb.inst_misses                          0                       # ITB inst misses
+system.cpu.itb.misses                               0                       # DTB misses
+system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
+system.cpu.itb.read_hits                            0                       # DTB read hits
+system.cpu.itb.read_misses                          0                       # DTB read misses
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.write_hits                           0                       # DTB write hits
+system.cpu.itb.write_misses                         0                       # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses         1892128                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34475.157161                       # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31331.098502                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits              979531                       # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency  31461925000                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate       0.482313                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses            912597                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency  28592666500                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.482313                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses       912597                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses           7655978                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34344.776594                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31123.973478                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits               5633361                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency   69466329000                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate         0.264188                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses             2022617                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits               11                       # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency  62951535500                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate     0.264186                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses        2022606                       # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses         3122652                       # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits             3122652                       # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs  3948.352875                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs                  2.651904                       # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs             3582                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs     14143000                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.demand_accesses            9548106                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34385.313643                       # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31188.371639                       # average overall mshr miss latency
+system.cpu.l2cache.demand_hits                6612892                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency   100928254000                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate          0.307413                       # miss rate for demand accesses
+system.cpu.l2cache.demand_misses              2935214                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits                11                       # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency  91544202000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate     0.307412                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses         2935203                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu.l2cache.occ_%::0                  0.494634                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_%::1                  0.321250                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0         16208.167153                       # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1         10526.735069                       # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses           9548106                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34385.313643                       # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31188.371639                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits               6612892                       # number of overall hits
+system.cpu.l2cache.overall_miss_latency  100928254000                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate         0.307413                       # miss rate for overall accesses
+system.cpu.l2cache.overall_misses             2935214                       # number of overall misses
+system.cpu.l2cache.overall_mshr_hits               11                       # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency  91544202000                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate     0.307412                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses        2935203                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements               2922772                       # number of replacements
+system.cpu.l2cache.sampled_refs               2950094                       # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse             26734.902222                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                 7823366                       # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle          156475359000                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks                 1217059                       # number of writebacks
+system.cpu.memDep0.conflictingLoads         102861524                       # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores         93795307                       # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads            660629203                       # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores           320206682                       # Number of stores inserted to the mem dependence unit.
+system.cpu.numCycles                       1472664444                       # number of cpu cycles simulated
+system.cpu.rename.RENAME:BlockCycles         52825853                       # Number of cycles rename is blocking
+system.cpu.rename.RENAME:CommittedMaps     1347252520                       # Number of HB maps that are committed
+system.cpu.rename.RENAME:IQFullEvents        13396688                       # Number of times rename has blocked due to IQ full
+system.cpu.rename.RENAME:IdleCycles         691140909                       # Number of cycles rename is idle
+system.cpu.rename.RENAME:LSQFullEvents       38063722                       # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RENAME:ROBFullEvents           9972                       # Number of times rename has blocked due to ROB full
+system.cpu.rename.RENAME:RenameLookups     7136669468                       # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts      2563712800                       # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands   1945900239                       # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles          526018927                       # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles       111598676                       # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles       55598501                       # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps         598647716                       # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles         9673                       # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts          448                       # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts          110186399                       # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts          445                       # count of temporary serializing insts renamed
+system.cpu.timesIdled                         1109854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.workload.PROG:num_syscalls              46                       # Number of system calls
+
+---------- End Simulation Statistics   ----------
diff --git a/tests/long/70.twolf/ref/arm/linux/o3-timing/config.ini b/tests/long/70.twolf/ref/arm/linux/o3-timing/config.ini
new file mode 100644
index 000000000..95580ac45
--- /dev/null
+++ b/tests/long/70.twolf/ref/arm/linux/o3-timing/config.ini
@@ -0,0 +1,517 @@
+[root]
+type=Root
+children=system
+dummy=0
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+
+[system.cpu]
+type=DerivO3CPU
+children=dcache dtb fuPool icache itb l2cache toL2Bus tracer workload
+BTBEntries=4096
+BTBTagSize=16
+LFSTSize=1024
+LQEntries=32
+RASSize=16
+SQEntries=32
+SSITSize=1024
+activity=0
+backComSize=5
+cachePorts=200
+checker=Null
+choiceCtrBits=2
+choicePredictorSize=8192
+clock=500
+commitToDecodeDelay=1
+commitToFetchDelay=1
+commitToIEWDelay=1
+commitToRenameDelay=1
+commitWidth=8
+cpu_id=0
+decodeToFetchDelay=1
+decodeToRenameDelay=1
+decodeWidth=8
+defer_registration=false
+dispatchWidth=8
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+fetchToDecodeDelay=1
+fetchTrapLatency=1
+fetchWidth=8
+forwardComSize=5
+fuPool=system.cpu.fuPool
+function_trace=false
+function_trace_start=0
+globalCtrBits=2
+globalHistoryBits=13
+globalPredictorSize=8192
+iewToCommitDelay=1
+iewToDecodeDelay=1
+iewToFetchDelay=1
+iewToRenameDelay=1
+instShiftAmt=2
+issueToExecuteDelay=1
+issueWidth=8
+itb=system.cpu.itb
+localCtrBits=2
+localHistoryBits=11
+localHistoryTableSize=2048
+localPredictorSize=2048
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numIQEntries=64
+numPhysFloatRegs=256
+numPhysIntRegs=256
+numROBEntries=192
+numRobs=1
+numThreads=1
+phase=0
+predType=tournament
+progress_interval=0
+renameToDecodeDelay=1
+renameToFetchDelay=1
+renameToIEWDelay=2
+renameToROBDelay=1
+renameWidth=8
+smtCommitPolicy=RoundRobin
+smtFetchPolicy=SingleThread
+smtIQPolicy=Partitioned
+smtIQThreshold=100
+smtLSQPolicy=Partitioned
+smtLSQThreshold=100
+smtNumFetchingThreads=1
+smtROBPolicy=Partitioned
+smtROBThreshold=100
+squashWidth=8
+system=system
+tracer=system.cpu.tracer
+trapLatency=13
+wbDepth=1
+wbWidth=8
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=ArmTLB
+size=64
+
+[system.cpu.fuPool]
+type=FUPool
+children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
+FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
+
+[system.cpu.fuPool.FUList0]
+type=FUDesc
+children=opList
+count=6
+opList=system.cpu.fuPool.FUList0.opList
+
+[system.cpu.fuPool.FUList0.opList]
+type=OpDesc
+issueLat=1
+opClass=IntAlu
+opLat=1
+
+[system.cpu.fuPool.FUList1]
+type=FUDesc
+children=opList0 opList1
+count=2
+opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
+
+[system.cpu.fuPool.FUList1.opList0]
+type=OpDesc
+issueLat=1
+opClass=IntMult
+opLat=3
+
+[system.cpu.fuPool.FUList1.opList1]
+type=OpDesc
+issueLat=19
+opClass=IntDiv
+opLat=20
+
+[system.cpu.fuPool.FUList2]
+type=FUDesc
+children=opList0 opList1 opList2
+count=4
+opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
+
+[system.cpu.fuPool.FUList2.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatAdd
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList1]
+type=OpDesc
+issueLat=1
+opClass=FloatCmp
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList2]
+type=OpDesc
+issueLat=1
+opClass=FloatCvt
+opLat=2
+
+[system.cpu.fuPool.FUList3]
+type=FUDesc
+children=opList0 opList1 opList2
+count=2
+opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
+
+[system.cpu.fuPool.FUList3.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatMult
+opLat=4
+
+[system.cpu.fuPool.FUList3.opList1]
+type=OpDesc
+issueLat=12
+opClass=FloatDiv
+opLat=12
+
+[system.cpu.fuPool.FUList3.opList2]
+type=OpDesc
+issueLat=24
+opClass=FloatSqrt
+opLat=24
+
+[system.cpu.fuPool.FUList4]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList4.opList
+
+[system.cpu.fuPool.FUList4.opList]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList5]
+type=FUDesc
+children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
+count=4
+opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
+
+[system.cpu.fuPool.FUList5.opList00]
+type=OpDesc
+issueLat=1
+opClass=SimdAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList01]
+type=OpDesc
+issueLat=1
+opClass=SimdAddAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList02]
+type=OpDesc
+issueLat=1
+opClass=SimdAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList03]
+type=OpDesc
+issueLat=1
+opClass=SimdCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList04]
+type=OpDesc
+issueLat=1
+opClass=SimdCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList05]
+type=OpDesc
+issueLat=1
+opClass=SimdMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList06]
+type=OpDesc
+issueLat=1
+opClass=SimdMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList07]
+type=OpDesc
+issueLat=1
+opClass=SimdMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList08]
+type=OpDesc
+issueLat=1
+opClass=SimdShift
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList09]
+type=OpDesc
+issueLat=1
+opClass=SimdShiftAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList10]
+type=OpDesc
+issueLat=1
+opClass=SimdSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList11]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList12]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList13]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList14]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList15]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatDiv
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList16]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList17]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList18]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList19]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList6]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList6.opList
+
+[system.cpu.fuPool.FUList6.opList]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList7]
+type=FUDesc
+children=opList0 opList1
+count=4
+opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
+
+[system.cpu.fuPool.FUList7.opList0]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList7.opList1]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList8]
+type=FUDesc
+children=opList
+count=1
+opList=system.cpu.fuPool.FUList8.opList
+
+[system.cpu.fuPool.FUList8.opList]
+type=OpDesc
+issueLat=3
+opClass=IprAccess
+opLat=3
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=ArmTLB
+size=64
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=twolf smred
+cwd=build/ARM_SE/tests/fast/long/70.twolf/arm/linux/o3-timing
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/twolf
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:134217727
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/long/70.twolf/ref/arm/linux/o3-timing/simerr b/tests/long/70.twolf/ref/arm/linux/o3-timing/simerr
new file mode 100755
index 000000000..eabe42249
--- /dev/null
+++ b/tests/long/70.twolf/ref/arm/linux/o3-timing/simerr
@@ -0,0 +1,3 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+hack: be nice to actually delete the event here
diff --git a/tests/long/70.twolf/ref/arm/linux/o3-timing/simout b/tests/long/70.twolf/ref/arm/linux/o3-timing/simout
new file mode 100755
index 000000000..832370508
--- /dev/null
+++ b/tests/long/70.twolf/ref/arm/linux/o3-timing/simout
@@ -0,0 +1,31 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Jan 11 2011 18:16:01
+M5 revision b39a8457b332 7816 default ext/o3_regressions.patch qtip tip
+M5 started Jan 12 2011 04:18:31
+M5 executing on u200439-lin.austin.arm.com
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/70.twolf/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/70.twolf/arm/linux/o3-timing
+Couldn't unlink  build/ARM_SE/tests/fast/long/70.twolf/arm/linux/o3-timing/smred.sav
+Couldn't unlink  build/ARM_SE/tests/fast/long/70.twolf/arm/linux/o3-timing/smred.sv2
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0.  Starting simulation...
+
+TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
+Standard Cell Placement and Global Routing Program
+Authors: Carl Sechen, Bill Swartz
+         Yale University
+info: Increasing stack size by one page.
+  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
+ 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
+ 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
+ 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
+ 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
+ 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
+ 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
+106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
+122 123 124 Exiting @ tick 149819218000 because target called exit()
diff --git a/tests/long/70.twolf/ref/arm/linux/o3-timing/stats.txt b/tests/long/70.twolf/ref/arm/linux/o3-timing/stats.txt
new file mode 100644
index 000000000..a8b50fb87
--- /dev/null
+++ b/tests/long/70.twolf/ref/arm/linux/o3-timing/stats.txt
@@ -0,0 +1,486 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate                                  96216                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 255460                       # Number of bytes of host memory used
+host_seconds                                  1920.75                       # Real time elapsed on the host
+host_tick_rate                               78000522                       # Simulator tick rate (ticks/s)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+sim_insts                                   184806751                       # Number of instructions simulated
+sim_seconds                                  0.149819                       # Number of seconds simulated
+sim_ticks                                149819218000                       # Number of ticks simulated
+system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.BTBHits                 51777441                       # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups              55728819                       # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect                   0                       # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect           12604932                       # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted           57019634                       # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups                 57019634                       # Number of BP lookups
+system.cpu.BPredUnit.usedRAS                        0                       # Number of times the RAS was used to get a target.
+system.cpu.commit.COM:branches               39499925                       # Number of branches committed
+system.cpu.commit.COM:bw_lim_events            586569                       # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_limited                    0                       # number of insts not committed due to BW limits
+system.cpu.commit.COM:committed_per_cycle::samples    285162307                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::mean     0.648076                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::stdev     0.934649                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0    151202157     53.02%     53.02% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1    102481067     35.94%     88.96% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2     22788720      7.99%     96.95% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3      3864440      1.36%     98.31% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4      2118453      0.74%     99.05% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5      1126211      0.39%     99.45% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6       605325      0.21%     99.66% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7       389365      0.14%     99.79% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8       586569      0.21%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total    285162307                       # Number of insts commited each cycle
+system.cpu.commit.COM:count                 184806751                       # Number of instructions committed
+system.cpu.commit.COM:loads                  29554611                       # Number of loads committed
+system.cpu.commit.COM:membars                       0                       # Number of memory barriers committed
+system.cpu.commit.COM:refs                   42081439                       # Number of memory references committed
+system.cpu.commit.COM:swp_count                     0                       # Number of s/w prefetches committed
+system.cpu.commit.branchMispredicts          12955642                       # The number of times a branch was mispredicted
+system.cpu.commit.commitCommittedInsts      184806751                       # The number of committed instructions
+system.cpu.commit.commitNonSpecStalls         1569953                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts        36913939                       # The number of squashed insts skipped by commit
+system.cpu.committedInsts                   184806751                       # Number of Instructions Simulated
+system.cpu.committedInsts_total             184806751                       # Number of Instructions Simulated
+system.cpu.cpi                               1.621361                       # CPI: Cycles Per Instruction
+system.cpu.cpi_total                         1.621361                       # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses           32436972                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 31572.372561                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 32361.760660                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits               32435383                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency       50168500                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate          0.000049                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses                 1589                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits               862                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency     23527000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate     0.000022                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses             727                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses          12273971                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 25387.973098                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35046.203111                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits              12266388                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency     192517000                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate         0.000618                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses                7583                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits             6490                       # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency     38305500                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate     0.000089                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses           1093                       # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets         9000                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs               24561.412637                       # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets         9000                       # number of cycles access was blocked
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.demand_accesses            44710943                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 26459.387266                       # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 33973.901099                       # average overall mshr miss latency
+system.cpu.dcache.demand_hits                44701771                       # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency       242685500                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate           0.000205                       # miss rate for demand accesses
+system.cpu.dcache.demand_misses                  9172                       # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits               7352                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency     61832500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate      0.000041                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses             1820                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0                   0.337576                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0           1382.712740                       # Average occupied blocks per context
+system.cpu.dcache.overall_accesses           44710943                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 26459.387266                       # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 33973.901099                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits               44701771                       # number of overall hits
+system.cpu.dcache.overall_miss_latency      242685500                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate          0.000205                       # miss rate for overall accesses
+system.cpu.dcache.overall_misses                 9172                       # number of overall misses
+system.cpu.dcache.overall_mshr_hits              7352                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency     61832500                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate     0.000041                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses            1820                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements                     46                       # number of replacements
+system.cpu.dcache.sampled_refs                   1820                       # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse               1382.712740                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                 44701771                       # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks                       17                       # number of writebacks
+system.cpu.decode.DECODE:BlockedCycles       21645695                       # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts       264148403                       # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles          61114586                       # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles          200863194                       # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles        14404012                       # Number of cycles decode is squashing
+system.cpu.decode.DECODE:UnblockCycles        1538832                       # Number of cycles decode is unblocking
+system.cpu.dtb.accesses                             0                       # DTB accesses
+system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits                                 0                       # DTB hits
+system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.dtb.inst_hits                            0                       # ITB inst hits
+system.cpu.dtb.inst_misses                          0                       # ITB inst misses
+system.cpu.dtb.misses                               0                       # DTB misses
+system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses                        0                       # DTB read accesses
+system.cpu.dtb.read_hits                            0                       # DTB read hits
+system.cpu.dtb.read_misses                          0                       # DTB read misses
+system.cpu.dtb.write_accesses                       0                       # DTB write accesses
+system.cpu.dtb.write_hits                           0                       # DTB write hits
+system.cpu.dtb.write_misses                         0                       # DTB write misses
+system.cpu.fetch.Branches                    57019634                       # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines                  24416320                       # Number of cache lines fetched
+system.cpu.fetch.Cycles                     213842486                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes               1112165                       # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts                      254182972                       # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles                47170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles                13195953                       # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate                  0.190295                       # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles           24416320                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches           51777441                       # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate                        0.848299                       # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples          299566319                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean              0.927729                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev             1.045167                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0                 86216737     28.78%     28.78% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1                186583672     62.28%     91.07% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2                 11093729      3.70%     94.77% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3                  7887786      2.63%     97.40% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4                  1768857      0.59%     97.99% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5                  2263080      0.76%     98.75% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6                  1007502      0.34%     99.08% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7                   913678      0.31%     99.39% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8                  1831278      0.61%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total            299566319                       # Number of instructions fetched each cycle (Total)
+system.cpu.icache.ReadReq_accesses           24416320                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 25129.997165                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 21979.962430                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits               24412793                       # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency       88633500                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate          0.000144                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses                 3527                       # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits               333                       # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency     70204000                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate     0.000131                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses            3194                       # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_refs                7643.329054                       # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.demand_accesses            24416320                       # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 25129.997165                       # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 21979.962430                       # average overall mshr miss latency
+system.cpu.icache.demand_hits                24412793                       # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency        88633500                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate           0.000144                       # miss rate for demand accesses
+system.cpu.icache.demand_misses                  3527                       # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits                333                       # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency     70204000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate      0.000131                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses             3194                       # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.icache.occ_%::0                   0.617996                       # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0           1265.656539                       # Average occupied blocks per context
+system.cpu.icache.overall_accesses           24416320                       # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 25129.997165                       # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 21979.962430                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits               24412793                       # number of overall hits
+system.cpu.icache.overall_miss_latency       88633500                       # number of overall miss cycles
+system.cpu.icache.overall_miss_rate          0.000144                       # miss rate for overall accesses
+system.cpu.icache.overall_misses                 3527                       # number of overall misses
+system.cpu.icache.overall_mshr_hits               333                       # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency     70204000                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate     0.000131                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses            3194                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements                   1539                       # number of replacements
+system.cpu.icache.sampled_refs                   3194                       # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse               1265.656539                       # Cycle average of tags in use
+system.cpu.icache.total_refs                 24412793                       # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks                        0                       # number of writebacks
+system.cpu.idleCycles                           72118                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches                 40333139                       # Number of branches executed
+system.cpu.iew.EXEC:nop                             0                       # number of nop insts executed
+system.cpu.iew.EXEC:rate                     0.675496                       # Inst execution rate
+system.cpu.iew.EXEC:refs                     46706722                       # number of memory reference insts executed
+system.cpu.iew.EXEC:stores                   12922741                       # Number of stores executed
+system.cpu.iew.EXEC:swp                             0                       # number of swp insts executed
+system.cpu.iew.WB:consumers                 166977315                       # num instructions consuming a value
+system.cpu.iew.WB:count                     199490949                       # cumulative count of insts written-back
+system.cpu.iew.WB:fanout                     0.694920                       # average fanout of values written-back
+system.cpu.iew.WB:penalized                         0                       # number of instrctions required to write to 'other' IQ
+system.cpu.iew.WB:penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.WB:producers                 116035924                       # num instructions producing a value
+system.cpu.iew.WB:rate                       0.665772                       # insts written-back per cycle
+system.cpu.iew.WB:sent                      200460633                       # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts             13076729                       # Number of branch mispredicts detected at execute
+system.cpu.iew.iewBlockCycles                    1256                       # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts              37075609                       # Number of dispatched load instructions
+system.cpu.iew.iewDispNonSpecInsts            1668755                       # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispSquashedInsts          11833620                       # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts             14988552                       # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts           221729697                       # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts              33783981                       # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts          10734422                       # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts             202404420                       # Number of executed instructions
+system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
+system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles               14404012                       # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles                   103                       # Number of cycles IEW is unblocking
+system.cpu.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread.0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread.0.forwLoads          638748                       # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses         2434                       # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.memOrderViolation       295230                       # Number of memory ordering violations
+system.cpu.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread.0.squashedLoads      7520997                       # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores      2461724                       # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents         295230                       # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect      1407561                       # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect       11669168                       # Number of branches that were predicted taken incorrectly
+system.cpu.ipc                               0.616766                       # IPC: Instructions Per Cycle
+system.cpu.ipc_total                         0.616766                       # IPC: Total IPC of All Threads
+system.cpu.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu       163249340     76.59%     76.59% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult         907348      0.43%     77.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv               0      0.00%     77.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd             0      0.00%     77.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp             0      0.00%     77.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt             0      0.00%     77.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     77.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv             0      0.00%     77.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     77.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAdd          16007      0.01%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc            0      0.00%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAlu              0      0.00%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCmp              0      0.00%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCvt              0      0.00%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMisc             0      0.00%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMult             0      0.00%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc            0      0.00%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShift            0      0.00%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc            0      0.00%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdSqrt             0      0.00%     77.03% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd        33154      0.02%     77.04% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu            0      0.00%     77.04% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp       157340      0.07%     77.12% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt       265597      0.12%     77.24% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv        74720      0.04%     77.28% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc       439795      0.21%     77.48% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult       197622      0.09%     77.57% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc        71713      0.03%     77.61% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt          318      0.00%     77.61% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead       34601051     16.23%     93.84% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite      13124837      6.16%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::total        213138842                       # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt               1172618                       # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate             0.005502                       # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:fu_full::No_OpClass             0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu                53      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult                0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv                 0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd               0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp               0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt               0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult              0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv               0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt              0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAdd                0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAddAcc             0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAlu                0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCmp                0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCvt                0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMisc               0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMult               0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShift              0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdSqrt               0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead           789273     67.31%     67.31% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite          383292     32.69%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IprAccess              0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:issued_per_cycle::samples    299566319                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean     0.711491                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev     0.811323                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0     130437800     43.54%     43.54% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1     140705247     46.97%     90.51% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2      18781279      6.27%     96.78% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3       5495734      1.83%     98.62% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4       2758024      0.92%     99.54% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5       1051071      0.35%     99.89% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6        286459      0.10%     99.98% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7         28010      0.01%     99.99% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8         22695      0.01%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::total    299566319                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate                     0.711320                       # Inst issue rate
+system.cpu.iq.iqInstsAdded                  220060942                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued                 213138842                       # Number of instructions issued
+system.cpu.iq.iqNonSpecInstsAdded             1668755                       # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqSquashedInstsExamined        20677309                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued            250153                       # Number of squashed instructions issued
+system.cpu.iq.iqSquashedNonSpecRemoved          98802                       # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedOperandsExamined     37784077                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.itb.accesses                             0                       # DTB accesses
+system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits                                 0                       # DTB hits
+system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.itb.inst_hits                            0                       # ITB inst hits
+system.cpu.itb.inst_misses                          0                       # ITB inst misses
+system.cpu.itb.misses                               0                       # DTB misses
+system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
+system.cpu.itb.read_hits                            0                       # DTB read hits
+system.cpu.itb.read_misses                          0                       # DTB read misses
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.write_hits                           0                       # DTB write hits
+system.cpu.itb.write_misses                         0                       # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses            1093                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34262.672811                       # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31130.875576                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits                   8                       # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency     37175000                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate       0.992681                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses              1085                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency     33777000                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.992681                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses         1085                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses              3921                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34264.029618                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31081.500393                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits                  1355                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency      87921500                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate         0.654425                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses                2566                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits               20                       # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency     79133500                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate     0.649324                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses           2546                       # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses              17                       # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits                  17                       # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs                  0.530333                       # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.demand_accesses               5014                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34263.626404                       # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31096.254475                       # average overall mshr miss latency
+system.cpu.l2cache.demand_hits                   1363                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency      125096500                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate          0.728161                       # miss rate for demand accesses
+system.cpu.l2cache.demand_misses                 3651                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits                20                       # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency    112910500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate     0.724172                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses            3631                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu.l2cache.occ_%::0                  0.055506                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_%::1                  0.000152                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0          1818.805023                       # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1             4.996217                       # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses              5014                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34263.626404                       # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31096.254475                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits                  1363                       # number of overall hits
+system.cpu.l2cache.overall_miss_latency     125096500                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate         0.728161                       # miss rate for overall accesses
+system.cpu.l2cache.overall_misses                3651                       # number of overall misses
+system.cpu.l2cache.overall_mshr_hits               20                       # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency    112910500                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate     0.724172                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses           3631                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements                     0                       # number of replacements
+system.cpu.l2cache.sampled_refs                  2555                       # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse              1823.801240                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                    1355                       # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks                       0                       # number of writebacks
+system.cpu.memDep0.conflictingLoads           3889323                       # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores          2640936                       # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads             37075609                       # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores            14988552                       # Number of stores inserted to the mem dependence unit.
+system.cpu.numCycles                        299638437                       # number of cpu cycles simulated
+system.cpu.rename.RENAME:BlockCycles             3074                       # Number of cycles rename is blocking
+system.cpu.rename.RENAME:CommittedMaps      178683528                       # Number of HB maps that are committed
+system.cpu.rename.RENAME:IQFullEvents            2322                       # Number of times rename has blocked due to IQ full
+system.cpu.rename.RENAME:IdleCycles          73277760                       # Number of cycles rename is idle
+system.cpu.rename.RENAME:LSQFullEvents          19202                       # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RENAME:RenameLookups      601080290                       # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts       249997565                       # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands    249829292                       # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles          190277990                       # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles        14404012                       # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles        1750038                       # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps          71145762                       # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles     19853445                       # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts      2086015                       # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts            2928694                       # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts      1863087                       # count of temporary serializing insts renamed
+system.cpu.timesIdled                            1363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.workload.PROG:num_syscalls             400                       # Number of system calls
+
+---------- End Simulation Statistics   ----------
diff --git a/tests/quick/00.hello/ref/arm/linux/o3-timing/config.ini b/tests/quick/00.hello/ref/arm/linux/o3-timing/config.ini
new file mode 100644
index 000000000..9981924d0
--- /dev/null
+++ b/tests/quick/00.hello/ref/arm/linux/o3-timing/config.ini
@@ -0,0 +1,517 @@
+[root]
+type=Root
+children=system
+dummy=0
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+
+[system.cpu]
+type=DerivO3CPU
+children=dcache dtb fuPool icache itb l2cache toL2Bus tracer workload
+BTBEntries=4096
+BTBTagSize=16
+LFSTSize=1024
+LQEntries=32
+RASSize=16
+SQEntries=32
+SSITSize=1024
+activity=0
+backComSize=5
+cachePorts=200
+checker=Null
+choiceCtrBits=2
+choicePredictorSize=8192
+clock=500
+commitToDecodeDelay=1
+commitToFetchDelay=1
+commitToIEWDelay=1
+commitToRenameDelay=1
+commitWidth=8
+cpu_id=0
+decodeToFetchDelay=1
+decodeToRenameDelay=1
+decodeWidth=8
+defer_registration=false
+dispatchWidth=8
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+fetchToDecodeDelay=1
+fetchTrapLatency=1
+fetchWidth=8
+forwardComSize=5
+fuPool=system.cpu.fuPool
+function_trace=false
+function_trace_start=0
+globalCtrBits=2
+globalHistoryBits=13
+globalPredictorSize=8192
+iewToCommitDelay=1
+iewToDecodeDelay=1
+iewToFetchDelay=1
+iewToRenameDelay=1
+instShiftAmt=2
+issueToExecuteDelay=1
+issueWidth=8
+itb=system.cpu.itb
+localCtrBits=2
+localHistoryBits=11
+localHistoryTableSize=2048
+localPredictorSize=2048
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numIQEntries=64
+numPhysFloatRegs=256
+numPhysIntRegs=256
+numROBEntries=192
+numRobs=1
+numThreads=1
+phase=0
+predType=tournament
+progress_interval=0
+renameToDecodeDelay=1
+renameToFetchDelay=1
+renameToIEWDelay=2
+renameToROBDelay=1
+renameWidth=8
+smtCommitPolicy=RoundRobin
+smtFetchPolicy=SingleThread
+smtIQPolicy=Partitioned
+smtIQThreshold=100
+smtLSQPolicy=Partitioned
+smtLSQThreshold=100
+smtNumFetchingThreads=1
+smtROBPolicy=Partitioned
+smtROBThreshold=100
+squashWidth=8
+system=system
+tracer=system.cpu.tracer
+trapLatency=13
+wbDepth=1
+wbWidth=8
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=ArmTLB
+size=64
+
+[system.cpu.fuPool]
+type=FUPool
+children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
+FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
+
+[system.cpu.fuPool.FUList0]
+type=FUDesc
+children=opList
+count=6
+opList=system.cpu.fuPool.FUList0.opList
+
+[system.cpu.fuPool.FUList0.opList]
+type=OpDesc
+issueLat=1
+opClass=IntAlu
+opLat=1
+
+[system.cpu.fuPool.FUList1]
+type=FUDesc
+children=opList0 opList1
+count=2
+opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
+
+[system.cpu.fuPool.FUList1.opList0]
+type=OpDesc
+issueLat=1
+opClass=IntMult
+opLat=3
+
+[system.cpu.fuPool.FUList1.opList1]
+type=OpDesc
+issueLat=19
+opClass=IntDiv
+opLat=20
+
+[system.cpu.fuPool.FUList2]
+type=FUDesc
+children=opList0 opList1 opList2
+count=4
+opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
+
+[system.cpu.fuPool.FUList2.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatAdd
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList1]
+type=OpDesc
+issueLat=1
+opClass=FloatCmp
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList2]
+type=OpDesc
+issueLat=1
+opClass=FloatCvt
+opLat=2
+
+[system.cpu.fuPool.FUList3]
+type=FUDesc
+children=opList0 opList1 opList2
+count=2
+opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
+
+[system.cpu.fuPool.FUList3.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatMult
+opLat=4
+
+[system.cpu.fuPool.FUList3.opList1]
+type=OpDesc
+issueLat=12
+opClass=FloatDiv
+opLat=12
+
+[system.cpu.fuPool.FUList3.opList2]
+type=OpDesc
+issueLat=24
+opClass=FloatSqrt
+opLat=24
+
+[system.cpu.fuPool.FUList4]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList4.opList
+
+[system.cpu.fuPool.FUList4.opList]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList5]
+type=FUDesc
+children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
+count=4
+opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
+
+[system.cpu.fuPool.FUList5.opList00]
+type=OpDesc
+issueLat=1
+opClass=SimdAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList01]
+type=OpDesc
+issueLat=1
+opClass=SimdAddAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList02]
+type=OpDesc
+issueLat=1
+opClass=SimdAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList03]
+type=OpDesc
+issueLat=1
+opClass=SimdCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList04]
+type=OpDesc
+issueLat=1
+opClass=SimdCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList05]
+type=OpDesc
+issueLat=1
+opClass=SimdMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList06]
+type=OpDesc
+issueLat=1
+opClass=SimdMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList07]
+type=OpDesc
+issueLat=1
+opClass=SimdMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList08]
+type=OpDesc
+issueLat=1
+opClass=SimdShift
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList09]
+type=OpDesc
+issueLat=1
+opClass=SimdShiftAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList10]
+type=OpDesc
+issueLat=1
+opClass=SimdSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList11]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList12]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList13]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList14]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList15]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatDiv
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList16]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList17]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList18]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList19]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList6]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList6.opList
+
+[system.cpu.fuPool.FUList6.opList]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList7]
+type=FUDesc
+children=opList0 opList1
+count=4
+opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
+
+[system.cpu.fuPool.FUList7.opList0]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList7.opList1]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList8]
+type=FUDesc
+children=opList
+count=1
+opList=system.cpu.fuPool.FUList8.opList
+
+[system.cpu.fuPool.FUList8.opList]
+type=OpDesc
+issueLat=3
+opClass=IprAccess
+opLat=3
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=ArmTLB
+size=64
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=hello
+cwd=
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/chips/pd/randd/dist/test-progs/hello/bin/arm/linux/hello
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:134217727
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/quick/00.hello/ref/arm/linux/o3-timing/simerr b/tests/quick/00.hello/ref/arm/linux/o3-timing/simerr
new file mode 100755
index 000000000..eabe42249
--- /dev/null
+++ b/tests/quick/00.hello/ref/arm/linux/o3-timing/simerr
@@ -0,0 +1,3 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+hack: be nice to actually delete the event here
diff --git a/tests/quick/00.hello/ref/arm/linux/o3-timing/simout b/tests/quick/00.hello/ref/arm/linux/o3-timing/simout
new file mode 100755
index 000000000..898cae0a1
--- /dev/null
+++ b/tests/quick/00.hello/ref/arm/linux/o3-timing/simout
@@ -0,0 +1,16 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Jan 11 2011 18:16:01
+M5 revision b39a8457b332 7816 default ext/o3_regressions.patch qtip tip
+M5 started Jan 12 2011 04:32:17
+M5 executing on u200439-lin.austin.arm.com
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/quick/00.hello/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/quick/00.hello/arm/linux/o3-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0.  Starting simulation...
+Hello world!
+Exiting @ tick 10317500 because target called exit()
diff --git a/tests/quick/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/00.hello/ref/arm/linux/o3-timing/stats.txt
new file mode 100644
index 000000000..dbec33d6c
--- /dev/null
+++ b/tests/quick/00.hello/ref/arm/linux/o3-timing/stats.txt
@@ -0,0 +1,481 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate                                  59213                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 247916                       # Number of bytes of host memory used
+host_seconds                                     0.10                       # Real time elapsed on the host
+host_tick_rate                              108401013                       # Simulator tick rate (ticks/s)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+sim_insts                                        5620                       # Number of instructions simulated
+sim_seconds                                  0.000010                       # Number of seconds simulated
+sim_ticks                                    10317500                       # Number of ticks simulated
+system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.BTBHits                      790                       # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups                  2144                       # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect                   0                       # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect                348                       # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted               2189                       # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups                     2189                       # Number of BP lookups
+system.cpu.BPredUnit.usedRAS                        0                       # Number of times the RAS was used to get a target.
+system.cpu.commit.COM:branches                    840                       # Number of branches committed
+system.cpu.commit.COM:bw_lim_events                69                       # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_limited                    0                       # number of insts not committed due to BW limits
+system.cpu.commit.COM:committed_per_cycle::samples        10656                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::mean     0.527402                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::stdev     1.275771                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0         8217     77.11%     77.11% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1         1132     10.62%     87.73% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2          525      4.93%     92.66% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3          313      2.94%     95.60% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4          174      1.63%     97.23% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5          143      1.34%     98.57% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6           45      0.42%     99.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7           38      0.36%     99.35% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8           69      0.65%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total        10656                       # Number of insts commited each cycle
+system.cpu.commit.COM:count                      5620                       # Number of instructions committed
+system.cpu.commit.COM:loads                      1207                       # Number of loads committed
+system.cpu.commit.COM:membars                       0                       # Number of memory barriers committed
+system.cpu.commit.COM:refs                       2145                       # Number of memory references committed
+system.cpu.commit.COM:swp_count                     0                       # Number of s/w prefetches committed
+system.cpu.commit.branchMispredicts               548                       # The number of times a branch was mispredicted
+system.cpu.commit.commitCommittedInsts           5620                       # The number of committed instructions
+system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts            6019                       # The number of squashed insts skipped by commit
+system.cpu.committedInsts                        5620                       # Number of Instructions Simulated
+system.cpu.committedInsts_total                  5620                       # Number of Instructions Simulated
+system.cpu.cpi                               3.671886                       # CPI: Cycles Per Instruction
+system.cpu.cpi_total                         3.671886                       # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses               1812                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 32038.043478                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29730.088496                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits                   1628                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency        5895000                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate          0.101545                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses                  184                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits                71                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency      3359500                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate     0.062362                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses             113                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses               924                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 35706.185567                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 36109.756098                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits                   633                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency      10390500                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate         0.314935                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses                 291                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits              250                       # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency      1480500                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate     0.044372                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses             41                       # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs                  14.681818                       # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.demand_accesses                2736                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 34285.263158                       # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 31428.571429                       # average overall mshr miss latency
+system.cpu.dcache.demand_hits                    2261                       # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency        16285500                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate           0.173611                       # miss rate for demand accesses
+system.cpu.dcache.demand_misses                   475                       # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits                321                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency      4840000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate      0.056287                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses              154                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0                   0.022828                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0             93.502986                       # Average occupied blocks per context
+system.cpu.dcache.overall_accesses               2736                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 34285.263158                       # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 31428.571429                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits                   2261                       # number of overall hits
+system.cpu.dcache.overall_miss_latency       16285500                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate          0.173611                       # miss rate for overall accesses
+system.cpu.dcache.overall_misses                  475                       # number of overall misses
+system.cpu.dcache.overall_mshr_hits               321                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency      4840000                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate     0.056287                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses             154                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements                      0                       # number of replacements
+system.cpu.dcache.sampled_refs                    154                       # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse                 93.502986                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                     2261                       # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks                        0                       # number of writebacks
+system.cpu.decode.DECODE:BlockedCycles            805                       # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts           14956                       # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles              7320                       # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles               2481                       # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles            1162                       # Number of cycles decode is squashing
+system.cpu.decode.DECODE:UnblockCycles             50                       # Number of cycles decode is unblocking
+system.cpu.dtb.accesses                             0                       # DTB accesses
+system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits                                 0                       # DTB hits
+system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.dtb.inst_hits                            0                       # ITB inst hits
+system.cpu.dtb.inst_misses                          0                       # ITB inst misses
+system.cpu.dtb.misses                               0                       # DTB misses
+system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses                        0                       # DTB read accesses
+system.cpu.dtb.read_hits                            0                       # DTB read hits
+system.cpu.dtb.read_misses                          0                       # DTB read misses
+system.cpu.dtb.write_accesses                       0                       # DTB write accesses
+system.cpu.dtb.write_hits                           0                       # DTB write hits
+system.cpu.dtb.write_misses                         0                       # DTB write misses
+system.cpu.fetch.Branches                        2189                       # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines                      1675                       # Number of cache lines fetched
+system.cpu.fetch.Cycles                          2612                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes                   323                       # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts                          12619                       # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles                   44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles                     583                       # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate                  0.106077                       # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles               1675                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches                790                       # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate                        0.611504                       # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples              11818                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean              1.321713                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev             2.741660                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0                     9206     77.90%     77.90% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1                      206      1.74%     79.64% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2                      151      1.28%     80.92% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3                      211      1.79%     82.70% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4                      193      1.63%     84.34% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5                      242      2.05%     86.39% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6                      136      1.15%     87.54% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7                      103      0.87%     88.41% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8                     1370     11.59%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total                11818                       # Number of instructions fetched each cycle (Total)
+system.cpu.icache.ReadReq_accesses               1675                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 34635.549872                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 33596.573209                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits                   1284                       # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency       13542500                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate          0.233433                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses                  391                       # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits                70                       # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency     10784500                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate     0.191642                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses             321                       # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_refs                          4                       # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.demand_accesses                1675                       # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 34635.549872                       # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 33596.573209                       # average overall mshr miss latency
+system.cpu.icache.demand_hits                    1284                       # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency        13542500                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate           0.233433                       # miss rate for demand accesses
+system.cpu.icache.demand_misses                   391                       # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits                 70                       # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency     10784500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate      0.191642                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses              321                       # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.icache.occ_%::0                   0.079518                       # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0            162.851965                       # Average occupied blocks per context
+system.cpu.icache.overall_accesses               1675                       # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 34635.549872                       # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 33596.573209                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits                   1284                       # number of overall hits
+system.cpu.icache.overall_miss_latency       13542500                       # number of overall miss cycles
+system.cpu.icache.overall_miss_rate          0.233433                       # miss rate for overall accesses
+system.cpu.icache.overall_misses                  391                       # number of overall misses
+system.cpu.icache.overall_mshr_hits                70                       # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency     10784500                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate     0.191642                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses             321                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements                      5                       # number of replacements
+system.cpu.icache.sampled_refs                    321                       # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse                162.851965                       # Cycle average of tags in use
+system.cpu.icache.total_refs                     1284                       # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks                        0                       # number of writebacks
+system.cpu.idleCycles                            8818                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches                     1306                       # Number of branches executed
+system.cpu.iew.EXEC:nop                             0                       # number of nop insts executed
+system.cpu.iew.EXEC:rate                     0.417184                       # Inst execution rate
+system.cpu.iew.EXEC:refs                         3129                       # number of memory reference insts executed
+system.cpu.iew.EXEC:stores                       1169                       # Number of stores executed
+system.cpu.iew.EXEC:swp                             0                       # number of swp insts executed
+system.cpu.iew.WB:consumers                      7928                       # num instructions consuming a value
+system.cpu.iew.WB:count                          7988                       # cumulative count of insts written-back
+system.cpu.iew.WB:fanout                     0.467709                       # average fanout of values written-back
+system.cpu.iew.WB:penalized                         0                       # number of instrctions required to write to 'other' IQ
+system.cpu.iew.WB:penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.WB:producers                      3708                       # num instructions producing a value
+system.cpu.iew.WB:rate                       0.387091                       # insts written-back per cycle
+system.cpu.iew.WB:sent                           8290                       # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts                  642                       # Number of branch mispredicts detected at execute
+system.cpu.iew.iewBlockCycles                     230                       # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts                  2545                       # Number of dispatched load instructions
+system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispSquashedInsts               596                       # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts                 1646                       # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts               11906                       # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts                  1960                       # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts               475                       # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts                  8609                       # Number of executed instructions
+system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
+system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles                   1162                       # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles                    28                       # Number of cycles IEW is unblocking
+system.cpu.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread.0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread.0.forwLoads              59                       # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread.0.memOrderViolation           34                       # Number of memory ordering violations
+system.cpu.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread.0.squashedLoads         1338                       # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores          708                       # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect          609                       # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect             33                       # Number of branches that were predicted taken incorrectly
+system.cpu.ipc                               0.272340                       # IPC: Instructions Per Cycle
+system.cpu.ipc_total                         0.272340                       # IPC: Total IPC of All Threads
+system.cpu.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu            5717     62.93%     62.93% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult              5      0.06%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv               0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd             0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp             0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt             0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv             0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAdd              0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdAlu              0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCmp              0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdCvt              0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMisc             0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMult             0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShift            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdSqrt             0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv            0      0.00%     62.99% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc            3      0.03%     63.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult            0      0.00%     63.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc            0      0.00%     63.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt            0      0.00%     63.02% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead           2133     23.48%     86.50% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite          1226     13.50%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::total             9084                       # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt                   181                       # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate             0.019925                       # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:fu_full::No_OpClass             0      0.00%      0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu                 4      2.21%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult                0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv                 0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd               0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp               0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt               0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult              0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv               0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt              0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAdd                0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAddAcc             0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdAlu                0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCmp                0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdCvt                0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMisc               0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMult               0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdMultAcc            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShift              0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdShiftAcc            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdSqrt               0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAdd            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatAlu            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCmp            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatCvt            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatDiv            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMisc            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMult            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt            0      0.00%      2.21% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead              109     60.22%     62.43% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite              68     37.57%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IprAccess              0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:issued_per_cycle::samples        11818                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean     0.768658                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev     1.451524                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0          8185     69.26%     69.26% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1          1366     11.56%     80.82% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2           758      6.41%     87.23% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3           566      4.79%     92.02% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4           474      4.01%     96.03% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5           284      2.40%     98.43% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6           122      1.03%     99.47% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7            48      0.41%     99.87% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8            15      0.13%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::total        11818                       # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate                     0.440202                       # Inst issue rate
+system.cpu.iq.iqInstsAdded                      11904                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued                      9084                       # Number of instructions issued
+system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqSquashedInstsExamined            5957                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued                59                       # Number of squashed instructions issued
+system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedOperandsExamined        10171                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.itb.accesses                             0                       # DTB accesses
+system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits                                 0                       # DTB hits
+system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.itb.inst_hits                            0                       # ITB inst hits
+system.cpu.itb.inst_misses                          0                       # ITB inst misses
+system.cpu.itb.misses                               0                       # DTB misses
+system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
+system.cpu.itb.read_hits                            0                       # DTB read hits
+system.cpu.itb.read_misses                          0                       # DTB read misses
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.write_hits                           0                       # DTB write hits
+system.cpu.itb.write_misses                         0                       # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses              41                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency        34500                       # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31365.853659                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_miss_latency      1414500                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate              1                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses                41                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency      1286000                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate            1                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses           41                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses               434                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34308.860759                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31166.666667                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits                    39                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency      13552000                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate         0.910138                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses                 395                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits               11                       # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency     11968000                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate     0.884793                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses            384                       # number of ReadReq MSHR misses
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs                  0.101562                       # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.demand_accesses                475                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34326.834862                       # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31185.882353                       # average overall mshr miss latency
+system.cpu.l2cache.demand_hits                     39                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency       14966500                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate          0.917895                       # miss rate for demand accesses
+system.cpu.l2cache.demand_misses                  436                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits                11                       # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency     13254000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate     0.894737                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses             425                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu.l2cache.occ_%::0                  0.006167                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0           202.074939                       # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses               475                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34326.834862                       # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31185.882353                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits                    39                       # number of overall hits
+system.cpu.l2cache.overall_miss_latency      14966500                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate         0.917895                       # miss rate for overall accesses
+system.cpu.l2cache.overall_misses                 436                       # number of overall misses
+system.cpu.l2cache.overall_mshr_hits               11                       # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency     13254000                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate     0.894737                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses            425                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements                     0                       # number of replacements
+system.cpu.l2cache.sampled_refs                   384                       # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse               202.074939                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                      39                       # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks                       0                       # number of writebacks
+system.cpu.memDep0.conflictingLoads                12                       # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads                 2545                       # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores                1646                       # Number of stores inserted to the mem dependence unit.
+system.cpu.numCycles                            20636                       # number of cpu cycles simulated
+system.cpu.rename.RENAME:BlockCycles              346                       # Number of cycles rename is blocking
+system.cpu.rename.RENAME:CommittedMaps           4006                       # Number of HB maps that are committed
+system.cpu.rename.RENAME:IQFullEvents              46                       # Number of times rename has blocked due to IQ full
+system.cpu.rename.RENAME:IdleCycles              7538                       # Number of cycles rename is idle
+system.cpu.rename.RENAME:LSQFullEvents            123                       # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RENAME:RenameLookups          37508                       # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts           13960                       # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands        10094                       # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles               2314                       # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles            1162                       # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles            187                       # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps              6085                       # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles          271                       # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts            4                       # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts                537                       # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
+system.cpu.timesIdled                             180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.workload.PROG:num_syscalls              13                       # Number of system calls
+
+---------- End Simulation Statistics   ----------
diff --git a/tests/quick/00.hello/ref/arm/linux/simple-timing/config.ini b/tests/quick/00.hello/ref/arm/linux/simple-timing/config.ini
new file mode 100644
index 000000000..d4111deef
--- /dev/null
+++ b/tests/quick/00.hello/ref/arm/linux/simple-timing/config.ini
@@ -0,0 +1,190 @@
+[root]
+type=Root
+children=system
+dummy=0
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+
+[system.cpu]
+type=TimingSimpleCPU
+children=dcache dtb icache itb l2cache toL2Bus tracer workload
+checker=Null
+clock=500
+cpu_id=0
+defer_registration=false
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+function_trace=false
+function_trace_start=0
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+phase=0
+progress_interval=0
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=ArmTLB
+size=64
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=ArmTLB
+size=64
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+latency=10000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=100000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=hello
+cwd=
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/chips/pd/randd/dist/test-progs/hello/bin/arm/linux/hello
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:134217727
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/quick/00.hello/ref/arm/linux/simple-timing/simerr b/tests/quick/00.hello/ref/arm/linux/simple-timing/simerr
new file mode 100755
index 000000000..eabe42249
--- /dev/null
+++ b/tests/quick/00.hello/ref/arm/linux/simple-timing/simerr
@@ -0,0 +1,3 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+hack: be nice to actually delete the event here
diff --git a/tests/quick/00.hello/ref/arm/linux/simple-timing/simout b/tests/quick/00.hello/ref/arm/linux/simple-timing/simout
new file mode 100755
index 000000000..a1f858063
--- /dev/null
+++ b/tests/quick/00.hello/ref/arm/linux/simple-timing/simout
@@ -0,0 +1,16 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Dec  7 2010 18:51:32
+M5 revision 331c8c76d885 7806 default qtip tip ext/mismatched_new_delete.patch
+M5 started Dec  7 2010 18:51:46
+M5 executing on u200439-lin.austin.arm.com
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/quick/00.hello/arm/linux/simple-timing -re tests/run.py build/ARM_SE/tests/fast/quick/00.hello/arm/linux/simple-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0.  Starting simulation...
+Hello world!
+Exiting @ tick 26346000 because target called exit()
diff --git a/tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt b/tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt
new file mode 100644
index 000000000..3c0d4e2a6
--- /dev/null
+++ b/tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt
@@ -0,0 +1,244 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate                                 315416                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 248988                       # Number of bytes of host memory used
+host_seconds                                     0.02                       # Real time elapsed on the host
+host_tick_rate                             1472008046                       # Simulator tick rate (ticks/s)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+sim_insts                                        5563                       # Number of instructions simulated
+sim_seconds                                  0.000026                       # Number of seconds simulated
+sim_ticks                                    26346000                       # Number of ticks simulated
+system.cpu.dcache.ReadReq_accesses               1164                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 48787.878788                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 45787.878788                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits                   1065                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency        4830000                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate          0.085052                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses                   99                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_miss_latency      4533000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate     0.085052                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses              99                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses               924                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency        56000                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency        53000                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits                   881                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency       2408000                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate         0.046537                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses                  43                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_miss_latency      2279000                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate     0.046537                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses             43                       # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs                  13.704225                       # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.demand_accesses                2088                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 50971.830986                       # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 47971.830986                       # average overall mshr miss latency
+system.cpu.dcache.demand_hits                    1946                       # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency         7238000                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate           0.068008                       # miss rate for demand accesses
+system.cpu.dcache.demand_misses                   142                       # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency      6812000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate      0.068008                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses              142                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0                   0.020405                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0             83.579331                       # Average occupied blocks per context
+system.cpu.dcache.overall_accesses               2088                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 50971.830986                       # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 47971.830986                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits                   1946                       # number of overall hits
+system.cpu.dcache.overall_miss_latency        7238000                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate          0.068008                       # miss rate for overall accesses
+system.cpu.dcache.overall_misses                  142                       # number of overall misses
+system.cpu.dcache.overall_mshr_hits                 0                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency      6812000                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate     0.068008                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses             142                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements                      0                       # number of replacements
+system.cpu.dcache.sampled_refs                    142                       # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse                 83.579331                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                     1946                       # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks                        0                       # number of writebacks
+system.cpu.dtb.accesses                             0                       # DTB accesses
+system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits                                 0                       # DTB hits
+system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.dtb.inst_hits                            0                       # ITB inst hits
+system.cpu.dtb.inst_misses                          0                       # ITB inst misses
+system.cpu.dtb.misses                               0                       # DTB misses
+system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses                        0                       # DTB read accesses
+system.cpu.dtb.read_hits                            0                       # DTB read hits
+system.cpu.dtb.read_misses                          0                       # DTB read misses
+system.cpu.dtb.write_accesses                       0                       # DTB write accesses
+system.cpu.dtb.write_hits                           0                       # DTB write hits
+system.cpu.dtb.write_misses                         0                       # DTB write misses
+system.cpu.icache.ReadReq_accesses               4580                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 53211.618257                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 50211.618257                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits                   4339                       # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency       12824000                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate          0.052620                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses                  241                       # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency     12101000                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate     0.052620                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses             241                       # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_refs                  18.004149                       # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.demand_accesses                4580                       # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 53211.618257                       # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 50211.618257                       # average overall mshr miss latency
+system.cpu.icache.demand_hits                    4339                       # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency        12824000                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate           0.052620                       # miss rate for demand accesses
+system.cpu.icache.demand_misses                   241                       # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency     12101000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate      0.052620                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses              241                       # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.icache.occ_%::0                   0.055892                       # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0            114.467059                       # Average occupied blocks per context
+system.cpu.icache.overall_accesses               4580                       # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 53211.618257                       # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 50211.618257                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits                   4339                       # number of overall hits
+system.cpu.icache.overall_miss_latency       12824000                       # number of overall miss cycles
+system.cpu.icache.overall_miss_rate          0.052620                       # miss rate for overall accesses
+system.cpu.icache.overall_misses                  241                       # number of overall misses
+system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency     12101000                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate     0.052620                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses             241                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements                      1                       # number of replacements
+system.cpu.icache.sampled_refs                    241                       # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse                114.467059                       # Cycle average of tags in use
+system.cpu.icache.total_refs                     4339                       # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks                        0                       # number of writebacks
+system.cpu.idle_fraction                            0                       # Percentage of idle cycles
+system.cpu.itb.accesses                             0                       # DTB accesses
+system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits                                 0                       # DTB hits
+system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
+system.cpu.itb.inst_hits                            0                       # ITB inst hits
+system.cpu.itb.inst_misses                          0                       # ITB inst misses
+system.cpu.itb.misses                               0                       # DTB misses
+system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
+system.cpu.itb.read_hits                            0                       # DTB read hits
+system.cpu.itb.read_misses                          0                       # DTB read misses
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.write_hits                           0                       # DTB write hits
+system.cpu.itb.write_misses                         0                       # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses              43                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency        52000                       # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_miss_latency      2236000                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate              1                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses                43                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency      1720000                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate            1                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses           43                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses               340                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency        52000                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency        40000                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits                    33                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency      15964000                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate         0.902941                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses                 307                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency     12280000                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate     0.902941                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses            307                       # number of ReadReq MSHR misses
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs                  0.107492                       # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.demand_accesses                383                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency        52000                       # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency        40000                       # average overall mshr miss latency
+system.cpu.l2cache.demand_hits                     33                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency       18200000                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate          0.913838                       # miss rate for demand accesses
+system.cpu.l2cache.demand_misses                  350                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency     14000000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate     0.913838                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses             350                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu.l2cache.occ_%::0                  0.004696                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0           153.883328                       # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses               383                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency        52000                       # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency        40000                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits                    33                       # number of overall hits
+system.cpu.l2cache.overall_miss_latency      18200000                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate         0.913838                       # miss rate for overall accesses
+system.cpu.l2cache.overall_misses                 350                       # number of overall misses
+system.cpu.l2cache.overall_mshr_hits                0                       # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency     14000000                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate     0.913838                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses            350                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements                     0                       # number of replacements
+system.cpu.l2cache.sampled_refs                   307                       # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse               153.883328                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                      33                       # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks                       0                       # number of writebacks
+system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
+system.cpu.numCycles                            52692                       # number of cpu cycles simulated
+system.cpu.num_insts                             5563                       # Number of instructions executed
+system.cpu.num_refs                              2145                       # Number of memory references
+system.cpu.workload.PROG:num_syscalls              13                       # Number of system calls
+
+---------- End Simulation Statistics   ----------