sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

ruby_fs.py: Add call to createInterruptController()

Browse source
This commit is contained in:
Nilay Vaish 2012-03-16 07:47:03 -05:00
parent 13a5e9b7b5
commit f02eec93d6
1 changed files with 1 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
configs/example/ruby_fs.py
View file

@ -54,7 +54,6 @@ from Caches import *
# Get paths we might need. It's expected this file is in m5/configs/example. # Get paths we might need. It's expected this file is in m5/configs/example.
config_path = os.path.dirname(os.path.abspath(__file__)) config_path = os.path.dirname(os.path.abspath(__file__))
config_root = os.path.dirname(config_path) config_root = os.path.dirname(config_path)
m5_root = os.path.dirname(config_root)
parser = optparse.OptionParser() parser = optparse.OptionParser()
# System options # System options
@ -120,11 +119,11 @@ if options.script is not None:
system.cpu = [CPUClass(cpu_id=i) for i in xrange(options.num_cpus)] system.cpu = [CPUClass(cpu_id=i) for i in xrange(options.num_cpus)]
Ruby.create_system(options, system, system.piobus, system._dma_devices) Ruby.create_system(options, system, system.piobus, system._dma_devices)
for (i, cpu) in enumerate(system.cpu): for (i, cpu) in enumerate(system.cpu):
# #
# Tie the cpu ports to the correct ruby system ports # Tie the cpu ports to the correct ruby system ports
# #
cpu.createInterruptController()
cpu.icache_port = system.ruby._cpu_ruby_ports[i].slave cpu.icache_port = system.ruby._cpu_ruby_ports[i].slave
cpu.dcache_port = system.ruby._cpu_ruby_ports[i].slave cpu.dcache_port = system.ruby._cpu_ruby_ports[i].slave
if buildEnv['TARGET_ISA'] == "x86": if buildEnv['TARGET_ISA'] == "x86":
@ -135,5 +134,4 @@ for (i, cpu) in enumerate(system.cpu):
cpu.interrupts.int_slave = system.piobus.master cpu.interrupts.int_slave = system.piobus.master
root = Root(full_system = True, system = system) root = Root(full_system = True, system = system)
Simulation.run(options, root, system, FutureClass) Simulation.run(options, root, system, FutureClass)