types: Move stuff for global types into src/base/types.hh

--HG--
rename : src/sim/host.hh => src/base/types.hh
This commit is contained in:
Nathan Binkert 2009-05-17 14:34:50 -07:00
parent cbf237897f
commit eef3a2e142
130 changed files with 141 additions and 141 deletions

View file

@ -38,7 +38,7 @@ namespace LittleEndianGuest {}
#include "arch/alpha/max_inst_regs.hh" #include "arch/alpha/max_inst_regs.hh"
#include "arch/alpha/types.hh" #include "arch/alpha/types.hh"
#include "config/full_system.hh" #include "config/full_system.hh"
#include "sim/host.hh" #include "base/types.hh"
class StaticInstPtr; class StaticInstPtr;

View file

@ -36,7 +36,7 @@
#include "arch/alpha/ipr.hh" #include "arch/alpha/ipr.hh"
#include "arch/alpha/types.hh" #include "arch/alpha/types.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/serialize.hh" #include "sim/serialize.hh"
class Checkpoint; class Checkpoint;

View file

@ -34,7 +34,7 @@
#include "arch/alpha/types.hh" #include "arch/alpha/types.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "config/full_system.hh" #include "config/full_system.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;

View file

@ -32,7 +32,7 @@
#ifndef __ARCH_ALPHA_TYPES_HH__ #ifndef __ARCH_ALPHA_TYPES_HH__
#define __ARCH_ALPHA_TYPES_HH__ #define __ARCH_ALPHA_TYPES_HH__
#include "sim/host.hh" #include "base/types.hh"
namespace AlphaISA { namespace AlphaISA {

View file

@ -34,7 +34,7 @@
#define __ARCH_ARM_ISA_TRAITS_HH__ #define __ARCH_ARM_ISA_TRAITS_HH__
#include "arch/arm/types.hh" #include "arch/arm/types.hh"
#include "sim/host.hh" #include "base/types.hh"
namespace LittleEndianGuest {}; namespace LittleEndianGuest {};

View file

@ -35,7 +35,7 @@
#include "arch/arm/types.hh" #include "arch/arm/types.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;

View file

@ -31,7 +31,7 @@
#ifndef __ARCH_ARM_TYPES_HH__ #ifndef __ARCH_ARM_TYPES_HH__
#define __ARCH_ARM_TYPES_HH__ #define __ARCH_ARM_TYPES_HH__
#include "sim/host.hh" #include "base/types.hh"
namespace ArmISA namespace ArmISA
{ {

View file

@ -37,7 +37,7 @@
#include "base/misc.hh" #include "base/misc.hh"
#include "config/full_system.hh" #include "config/full_system.hh"
#include "cpu/thread_context.hh" #include "cpu/thread_context.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;

View file

@ -35,7 +35,7 @@
#include "arch/mips/isa_traits.hh" #include "arch/mips/isa_traits.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "config/full_system.hh" #include "config/full_system.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;

View file

@ -37,7 +37,7 @@
#include "arch/mips/types.hh" #include "arch/mips/types.hh"
#include "arch/mips/mips_core_specific.hh" #include "arch/mips/mips_core_specific.hh"
#include "config/full_system.hh" #include "config/full_system.hh"
#include "sim/host.hh" #include "base/types.hh"
namespace LittleEndianGuest {}; namespace LittleEndianGuest {};

View file

@ -34,7 +34,7 @@
#include "arch/mips/types.hh" #include "arch/mips/types.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;

View file

@ -31,7 +31,7 @@
#ifndef __ARCH_MIPS_TYPES_HH__ #ifndef __ARCH_MIPS_TYPES_HH__
#define __ARCH_MIPS_TYPES_HH__ #define __ARCH_MIPS_TYPES_HH__
#include "sim/host.hh" #include "base/types.hh"
namespace MipsISA namespace MipsISA
{ {

View file

@ -40,7 +40,7 @@
#include "config/full_system.hh" #include "config/full_system.hh"
//XXX This is needed for size_t. We should use something other than size_t //XXX This is needed for size_t. We should use something other than size_t
//#include "kern/linux/linux.hh" //#include "kern/linux/linux.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "cpu/thread_context.hh" #include "cpu/thread_context.hh"

View file

@ -36,7 +36,7 @@
#include "arch/sparc/max_inst_regs.hh" #include "arch/sparc/max_inst_regs.hh"
#include "arch/sparc/sparc_traits.hh" #include "arch/sparc/sparc_traits.hh"
#include "config/full_system.hh" #include "config/full_system.hh"
#include "sim/host.hh" #include "base/types.hh"
class StaticInstPtr; class StaticInstPtr;

View file

@ -34,7 +34,7 @@
#include "arch/sparc/types.hh" #include "arch/sparc/types.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "cpu/thread_context.hh" #include "cpu/thread_context.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;

View file

@ -37,7 +37,7 @@
#include "arch/sparc/isa_traits.hh" #include "arch/sparc/isa_traits.hh"
#include "arch/sparc/miscregfile.hh" #include "arch/sparc/miscregfile.hh"
#include "arch/sparc/types.hh" #include "arch/sparc/types.hh"
#include "sim/host.hh" #include "base/types.hh"
#include <string> #include <string>

View file

@ -58,7 +58,7 @@
#ifndef __ARCH_X86_BIOS_ACPI_HH__ #ifndef __ARCH_X86_BIOS_ACPI_HH__
#define __ARCH_X86_BIOS_ACPI_HH__ #define __ARCH_X86_BIOS_ACPI_HH__
#include "sim/host.hh" #include "base/types.hh"
#include "sim/sim_object.hh" #include "sim/sim_object.hh"
#include <vector> #include <vector>

View file

@ -60,7 +60,7 @@
#include "params/X86E820Entry.hh" #include "params/X86E820Entry.hh"
#include "params/X86E820Table.hh" #include "params/X86E820Table.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/sim_object.hh" #include "sim/sim_object.hh"
#include <vector> #include <vector>

View file

@ -60,7 +60,7 @@
#include "base/misc.hh" #include "base/misc.hh"
#include "mem/port.hh" #include "mem/port.hh"
#include "sim/byteswap.hh" #include "sim/byteswap.hh"
#include "sim/host.hh" #include "base/types.hh"
// Config entry types // Config entry types
#include "params/X86IntelMPBaseConfigEntry.hh" #include "params/X86IntelMPBaseConfigEntry.hh"

View file

@ -92,7 +92,7 @@
#include "params/X86SMBiosSMBiosStructure.hh" #include "params/X86SMBiosSMBiosStructure.hh"
#include "params/X86SMBiosSMBiosTable.hh" #include "params/X86SMBiosSMBiosTable.hh"
#include "sim/byteswap.hh" #include "sim/byteswap.hh"
#include "sim/host.hh" #include "base/types.hh"
using namespace std; using namespace std;

View file

@ -93,7 +93,7 @@
#include "enums/Characteristic.hh" #include "enums/Characteristic.hh"
#include "enums/ExtCharacteristic.hh" #include "enums/ExtCharacteristic.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/sim_object.hh" #include "sim/sim_object.hh"
class FunctionalPort; class FunctionalPort;

View file

@ -36,7 +36,7 @@
#include "mem/packet.hh" #include "mem/packet.hh"
#include "mem/packet_access.hh" #include "mem/packet_access.hh"
#include "mem/request.hh" #include "mem/request.hh"
#include "sim/host.hh" #include "base/types.hh"
namespace X86ISA namespace X86ISA
{ {

View file

@ -62,7 +62,7 @@
#include "arch/x86/max_inst_regs.hh" #include "arch/x86/max_inst_regs.hh"
#include "arch/x86/types.hh" #include "arch/x86/types.hh"
#include "arch/x86/x86_traits.hh" #include "arch/x86/x86_traits.hh"
#include "sim/host.hh" #include "base/types.hh"
class StaticInstPtr; class StaticInstPtr;

View file

@ -91,7 +91,7 @@
#include "arch/x86/faults.hh" #include "arch/x86/faults.hh"
#include "arch/x86/miscregs.hh" #include "arch/x86/miscregs.hh"
#include "arch/x86/types.hh" #include "arch/x86/types.hh"
#include "sim/host.hh" #include "base/types.hh"
#include <string> #include <string>

View file

@ -61,7 +61,7 @@
#include <iostream> #include <iostream>
#include <string> #include <string>
#include "sim/host.hh" #include "base/types.hh"
#include "base/bitunion.hh" #include "base/bitunion.hh"
#include "base/misc.hh" #include "base/misc.hh"

View file

@ -65,7 +65,7 @@
#include "mem/mem_object.hh" #include "mem/mem_object.hh"
#include "mem/packet.hh" #include "mem/packet.hh"
#include "params/X86PagetableWalker.hh" #include "params/X86PagetableWalker.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;

View file

@ -60,7 +60,7 @@
#include "base/misc.hh" #include "base/misc.hh"
#include "base/trace.hh" #include "base/trace.hh"
#include "cpu/thread_context.hh" #include "cpu/thread_context.hh"
#include "sim/host.hh" #include "base/types.hh"
namespace X86ISA namespace X86ISA
{ {

View file

@ -65,7 +65,7 @@
#include "base/bitfield.hh" #include "base/bitfield.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "base/trace.hh" #include "base/trace.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;

View file

@ -63,7 +63,7 @@
#include "arch/x86/isa_traits.hh" #include "arch/x86/isa_traits.hh"
#include "arch/x86/miscregfile.hh" #include "arch/x86/miscregfile.hh"
#include "arch/x86/types.hh" #include "arch/x86/types.hh"
#include "sim/host.hh" #include "base/types.hh"
#include <string> #include <string>

View file

@ -63,7 +63,7 @@
#include "base/misc.hh" #include "base/misc.hh"
#include "config/full_system.hh" #include "config/full_system.hh"
#include "cpu/thread_context.hh" #include "cpu/thread_context.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;

View file

@ -60,7 +60,7 @@
#include "arch/x86/isa_traits.hh" #include "arch/x86/isa_traits.hh"
#include "arch/x86/pagetable.hh" #include "arch/x86/pagetable.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;
class FunctionalPort; class FunctionalPort;

View file

@ -60,7 +60,7 @@
#include <assert.h> #include <assert.h>
#include "sim/host.hh" #include "base/types.hh"
namespace X86ISA namespace X86ISA
{ {

View file

@ -33,7 +33,7 @@
#include "base/loader/symtab.hh" #include "base/loader/symtab.hh"
#include "config/cp_annotate.hh" #include "config/cp_annotate.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/serialize.hh" #include "sim/serialize.hh"
#include "sim/startup.hh" #include "sim/startup.hh"
#include "sim/system.hh" #include "sim/system.hh"

View file

@ -33,7 +33,7 @@
#include <string> #include <string>
#include "sim/host.hh" #include "base/types.hh"
#include "base/crc.hh" #include "base/crc.hh"
#define ETHER_CRC_POLY_LE 0xedb88320 #define ETHER_CRC_POLY_LE 0xedb88320

View file

@ -31,7 +31,7 @@
#ifndef __BASE_CRC_HH__ #ifndef __BASE_CRC_HH__
#define __BASE_CRC_HH__ #define __BASE_CRC_HH__
#include "sim/host.hh" #include "base/types.hh"
uint32_t crc32be(const uint8_t *buf, size_t len); uint32_t crc32be(const uint8_t *buf, size_t len);
uint32_t crc32le(const uint8_t *buf, size_t len); uint32_t crc32le(const uint8_t *buf, size_t len);

View file

@ -75,7 +75,7 @@ class FastAlloc
#else #else
#if FAST_ALLOC_DEBUG #if FAST_ALLOC_DEBUG
#include "sim/host.hh" // for Tick #include "base/types.hh"
#endif #endif
class FastAlloc class FastAlloc

View file

@ -39,7 +39,7 @@
#include <string> #include <string>
#include "sim/host.hh" #include "base/types.hh"
#if defined(__GNUC__) && __GNUC__ >= 3 #if defined(__GNUC__) && __GNUC__ >= 3
#define __hash_namespace __gnu_cxx #define __hash_namespace __gnu_cxx

View file

@ -39,7 +39,7 @@
#include <string> #include <string>
#include "base/misc.hh" #include "base/misc.hh"
#include "sim/host.hh" #include "base/types.hh"
using namespace std; using namespace std;

View file

@ -33,7 +33,7 @@
#include <string> #include <string>
#include "sim/host.hh" #include "base/types.hh"
std::string &hostname(); std::string &hostname();

View file

@ -32,7 +32,7 @@
#include <string> #include <string>
#include "base/cprintf.hh" #include "base/cprintf.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "base/inet.hh" #include "base/inet.hh"
using namespace std; using namespace std;

View file

@ -39,7 +39,7 @@
#include "base/range.hh" #include "base/range.hh"
#include "dev/etherpkt.hh" #include "dev/etherpkt.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "dnet/os.h" #include "dnet/os.h"
#include "dnet/eth.h" #include "dnet/eth.h"

View file

@ -33,7 +33,7 @@
#include <assert.h> #include <assert.h>
#include "sim/host.hh" #include "base/types.hh"
// Returns the prime number one less than n. // Returns the prime number one less than n.
int prevPrime(int n); int prevPrime(int n);

View file

@ -35,7 +35,7 @@
#include <limits> #include <limits>
#include <string> #include <string>
#include "sim/host.hh" // for Addr #include "base/types.hh"
class Port; class Port;

View file

@ -35,7 +35,7 @@
#include <limits> #include <limits>
#include <string> #include <string>
#include "sim/host.hh" // for Addr #include "base/types.hh"
class Port; class Port;
class SymbolTable; class SymbolTable;

View file

@ -36,7 +36,7 @@
#include "base/loader/symtab.hh" #include "base/loader/symtab.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "base/str.hh" #include "base/str.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/serialize.hh" #include "sim/serialize.hh"
using namespace std; using namespace std;

View file

@ -36,7 +36,7 @@
#include <map> #include <map>
#include <string> #include <string>
#include "sim/host.hh" // for Addr #include "base/types.hh"
class Checkpoint; class Checkpoint;
class SymbolTable class SymbolTable

View file

@ -39,7 +39,7 @@
#include "base/output.hh" #include "base/output.hh"
#include "base/trace.hh" #include "base/trace.hh"
#include "base/varargs.hh" #include "base/varargs.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/core.hh" #include "sim/core.hh"
using namespace std; using namespace std;

View file

@ -39,7 +39,7 @@
#include <unistd.h> #include <unistd.h>
#include "sim/async.hh" #include "sim/async.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "base/pollevent.hh" #include "base/pollevent.hh"
#include "sim/core.hh" #include "sim/core.hh"

View file

@ -36,7 +36,7 @@
#include <string> #include <string>
#include "base/range.hh" #include "base/range.hh"
#include "sim/host.hh" #include "base/types.hh"
class Checkpoint; class Checkpoint;

View file

@ -37,7 +37,7 @@
#include <errno.h> #include <errno.h>
#include <unistd.h> #include <unistd.h>
#include "sim/host.hh" #include "base/types.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "base/socket.hh" #include "base/socket.hh"

View file

@ -67,7 +67,7 @@
#include "base/stats/info.hh" #include "base/stats/info.hh"
#include "base/stats/types.hh" #include "base/stats/types.hh"
#include "base/stats/visit.hh" #include "base/stats/visit.hh"
#include "sim/host.hh" #include "base/types.hh"
class Callback; class Callback;

View file

@ -32,7 +32,7 @@
#include "base/stats/events.hh" #include "base/stats/events.hh"
#include "base/stats/output.hh" #include "base/stats/output.hh"
#include "sim/host.hh" #include "base/types.hh"
using namespace std; using namespace std;

View file

@ -43,7 +43,7 @@
#include "base/stats/types.hh" #include "base/stats/types.hh"
#include "base/str.hh" #include "base/str.hh"
#include "base/userinfo.hh" #include "base/userinfo.hh"
#include "sim/host.hh" #include "base/types.hh"
using namespace std; using namespace std;

View file

@ -34,7 +34,7 @@
#include <string> #include <string>
#include "base/mysql.hh" #include "base/mysql.hh"
#include "sim/host.hh" #include "base/types.hh"
namespace Stats { namespace Stats {

View file

@ -33,7 +33,7 @@
#include "base/statistics.hh" #include "base/statistics.hh"
#include "base/stats/output.hh" #include "base/stats/output.hh"
#include "sim/eventq.hh" #include "sim/eventq.hh"
#include "sim/host.hh" #include "base/types.hh"
using namespace std; using namespace std;

View file

@ -34,7 +34,7 @@
#include <limits> #include <limits>
#include <vector> #include <vector>
#include "sim/host.hh" #include "base/types.hh"
namespace Stats { namespace Stats {

View file

@ -34,7 +34,7 @@
#include <string> #include <string>
#include "base/time.hh" #include "base/time.hh"
#include "sim/host.hh" #include "base/types.hh"
namespace Stats { namespace Stats {

View file

@ -38,7 +38,7 @@
#include "base/cprintf.hh" #include "base/cprintf.hh"
#include "base/match.hh" #include "base/match.hh"
#include "base/traceflags.hh" #include "base/traceflags.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/core.hh" #include "sim/core.hh"
namespace Trace { namespace Trace {

View file

@ -30,12 +30,12 @@
/** /**
* @file * @file
* Defines host-dependent types: * Defines global host-dependent types:
* Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. * Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t.
*/ */
#ifndef __HOST_HH__ #ifndef __BASE_TYPES_HH__
#define __HOST_HH__ #define __BASE_TYPES_HH__
#include <inttypes.h> #include <inttypes.h>
@ -68,4 +68,4 @@ typedef uint64_t Addr;
const Addr MaxAddr = (Addr)-1; const Addr MaxAddr = (Addr)-1;
#endif // __HOST_H__ #endif // __BASE_TYPES_HH__

View file

@ -34,7 +34,7 @@
#include "base/trace.hh" #include "base/trace.hh"
#include "cpu/static_inst.hh" #include "cpu/static_inst.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/insttracer.hh" #include "sim/insttracer.hh"
#include "params/ExeTracer.hh" #include "params/ExeTracer.hh"

View file

@ -39,7 +39,7 @@
#include "cpu/inorder/inorder_dyn_inst.hh" #include "cpu/inorder/inorder_dyn_inst.hh"
#include "cpu/inorder/pipeline_traits.hh" #include "cpu/inorder/pipeline_traits.hh"
#include "cpu/inst_seq.hh" #include "cpu/inst_seq.hh"
#include "sim/host.hh" #include "base/types.hh"
/** Struct that defines the information passed from in between stages */ /** Struct that defines the information passed from in between stages */
/** This information mainly goes forward through the pipeline. */ /** This information mainly goes forward through the pipeline. */

View file

@ -34,7 +34,7 @@
#include "base/trace.hh" #include "base/trace.hh"
#include "cpu/static_inst.hh" #include "cpu/static_inst.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/insttracer.hh" #include "sim/insttracer.hh"
#include "params/InOrderTrace.hh" #include "params/InOrderTrace.hh"
#include "cpu/exetrace.hh" #include "cpu/exetrace.hh"

View file

@ -35,7 +35,7 @@
#include "base/trace.hh" #include "base/trace.hh"
#include "cpu/static_inst.hh" #include "cpu/static_inst.hh"
#include "params/IntelTrace.hh" #include "params/IntelTrace.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/insttracer.hh" #include "sim/insttracer.hh"
class ThreadContext; class ThreadContext;

View file

@ -35,7 +35,7 @@
#include "base/trace.hh" #include "base/trace.hh"
#include "cpu/static_inst.hh" #include "cpu/static_inst.hh"
#include "params/LegionTrace.hh" #include "params/LegionTrace.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/insttracer.hh" #include "sim/insttracer.hh"
class ThreadContext; class ThreadContext;

View file

@ -34,7 +34,7 @@
#include "base/trace.hh" #include "base/trace.hh"
#include "cpu/static_inst.hh" #include "cpu/static_inst.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/insttracer.hh" #include "sim/insttracer.hh"
#include "arch/x86/intregs.hh" #include "arch/x86/intregs.hh"
#include "arch/x86/floatregs.hh" #include "arch/x86/floatregs.hh"

View file

@ -32,7 +32,7 @@
#define __CPU_O3_2BIT_LOCAL_PRED_HH__ #define __CPU_O3_2BIT_LOCAL_PRED_HH__
#include "cpu/o3/sat_counter.hh" #include "cpu/o3/sat_counter.hh"
#include "sim/host.hh" #include "base/types.hh"
#include <vector> #include <vector>

View file

@ -39,7 +39,7 @@
#include "cpu/o3/ras.hh" #include "cpu/o3/ras.hh"
#include "cpu/o3/tournament_pred.hh" #include "cpu/o3/tournament_pred.hh"
#include "sim/host.hh" #include "base/types.hh"
#include <list> #include <list>

View file

@ -32,7 +32,7 @@
#define __CPU_O3_BTB_HH__ #define __CPU_O3_BTB_HH__
#include "base/misc.hh" #include "base/misc.hh"
#include "sim/host.hh" #include "base/types.hh"
class DefaultBTB class DefaultBTB
{ {

View file

@ -35,7 +35,7 @@
#include "sim/faults.hh" #include "sim/faults.hh"
#include "cpu/inst_seq.hh" #include "cpu/inst_seq.hh"
#include "sim/host.hh" #include "base/types.hh"
// Typedef for physical register index type. Although the Impl would be the // Typedef for physical register index type. Although the Impl would be the
// most likely location for this, there are a few classes that need this // most likely location for this, there are a few classes that need this

View file

@ -42,7 +42,7 @@
#include "mem/packet.hh" #include "mem/packet.hh"
#include "mem/request.hh" #include "mem/request.hh"
#include "sim/byteswap.hh" #include "sim/byteswap.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/core.hh" #include "sim/core.hh"
#if FULL_SYSTEM #if FULL_SYSTEM

View file

@ -42,7 +42,7 @@
#include "cpu/o3/dep_graph.hh" #include "cpu/o3/dep_graph.hh"
#include "cpu/op_class.hh" #include "cpu/op_class.hh"
#include "sim/eventq.hh" #include "sim/eventq.hh"
#include "sim/host.hh" #include "base/types.hh"
class DerivO3CPUParams; class DerivO3CPUParams;
class FUPool; class FUPool;

View file

@ -31,7 +31,7 @@
#ifndef __CPU_O3_RAS_HH__ #ifndef __CPU_O3_RAS_HH__
#define __CPU_O3_RAS_HH__ #define __CPU_O3_RAS_HH__
#include "sim/host.hh" #include "base/types.hh"
#include <vector> #include <vector>
/** Return address stack class, implements a simple RAS. */ /** Return address stack class, implements a simple RAS. */

View file

@ -32,7 +32,7 @@
#define __CPU_O3_SAT_COUNTER_HH__ #define __CPU_O3_SAT_COUNTER_HH__
#include "base/misc.hh" #include "base/misc.hh"
#include "sim/host.hh" #include "base/types.hh"
/** /**
* Private counter class for the internal saturating counters. * Private counter class for the internal saturating counters.

View file

@ -37,7 +37,7 @@
#include <vector> #include <vector>
#include "cpu/inst_seq.hh" #include "cpu/inst_seq.hh"
#include "sim/host.hh" #include "base/types.hh"
struct ltseqnum { struct ltseqnum {
bool operator()(const InstSeqNum &lhs, const InstSeqNum &rhs) const bool operator()(const InstSeqNum &lhs, const InstSeqNum &rhs) const

View file

@ -32,7 +32,7 @@
#define __CPU_O3_TOURNAMENT_PRED_HH__ #define __CPU_O3_TOURNAMENT_PRED_HH__
#include "cpu/o3/sat_counter.hh" #include "cpu/o3/sat_counter.hh"
#include "sim/host.hh" #include "base/types.hh"
#include <vector> #include <vector>
/** /**

View file

@ -36,7 +36,7 @@
#include <utility> #include <utility>
#include "cpu/inst_seq.hh" #include "cpu/inst_seq.hh"
#include "sim/host.hh" #include "base/types.hh"
/** /**
* Simple class to hold onto a list of pairs, each pair having a memory * Simple class to hold onto a list of pairs, each pair having a memory

View file

@ -39,7 +39,7 @@
#include "base/statistics.hh" #include "base/statistics.hh"
#include "base/timebuf.hh" #include "base/timebuf.hh"
#include "cpu/inst_seq.hh" #include "cpu/inst_seq.hh"
#include "sim/host.hh" #include "base/types.hh"
class FUPool; class FUPool;
class MemInterface; class MemInterface;

View file

@ -32,7 +32,7 @@
#define __CPU_OZONE_NULL_PREDICTOR_HH__ #define __CPU_OZONE_NULL_PREDICTOR_HH__
#include "cpu/inst_seq.hh" #include "cpu/inst_seq.hh"
#include "sim/host.hh" #include "base/types.hh"
template <class Impl> template <class Impl>
class NullPredictor class NullPredictor

View file

@ -35,7 +35,7 @@
#include <vector> #include <vector>
#include "base/misc.hh" #include "base/misc.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;
class PCEventQueue; class PCEventQueue;

View file

@ -35,7 +35,7 @@
#include "arch/stacktrace.hh" #include "arch/stacktrace.hh"
#include "cpu/static_inst.hh" #include "cpu/static_inst.hh"
#include "sim/host.hh" #include "base/types.hh"
class ThreadContext; class ThreadContext;

View file

@ -51,7 +51,7 @@
#include "mem/request.hh" #include "mem/request.hh"
#include "sim/byteswap.hh" #include "sim/byteswap.hh"
#include "sim/debug.hh" #include "sim/debug.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/sim_events.hh" #include "sim/sim_events.hh"
#include "sim/sim_object.hh" #include "sim/sim_object.hh"
#include "sim/stats.hh" #include "sim/stats.hh"

View file

@ -41,7 +41,7 @@
#include "mem/request.hh" #include "mem/request.hh"
#include "sim/byteswap.hh" #include "sim/byteswap.hh"
#include "sim/eventq.hh" #include "sim/eventq.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/serialize.hh" #include "sim/serialize.hh"
class BaseCPU; class BaseCPU;

View file

@ -43,7 +43,7 @@
#include "base/refcnt.hh" #include "base/refcnt.hh"
#include "cpu/op_class.hh" #include "cpu/op_class.hh"
#include "sim/faults.hh" #include "sim/faults.hh"
#include "sim/host.hh" #include "base/types.hh"
// forward declarations // forward declarations
struct AlphaSimpleImpl; struct AlphaSimpleImpl;

View file

@ -36,7 +36,7 @@
#include "config/full_system.hh" #include "config/full_system.hh"
#include "mem/request.hh" #include "mem/request.hh"
#include "sim/faults.hh" #include "sim/faults.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/serialize.hh" #include "sim/serialize.hh"
#include "sim/byteswap.hh" #include "sim/byteswap.hh"

View file

@ -39,7 +39,7 @@
#include "dev/alpha/access.h" #include "dev/alpha/access.h"
#include "dev/io_device.hh" #include "dev/io_device.hh"
#include "params/AlphaBackdoor.hh" #include "params/AlphaBackdoor.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/sim_object.hh" #include "sim/sim_object.hh"
class BaseCPU; class BaseCPU;

View file

@ -40,7 +40,7 @@
#include "dev/etherpkt.hh" #include "dev/etherpkt.hh"
#include "params/EtherLink.hh" #include "params/EtherLink.hh"
#include "sim/eventq.hh" #include "sim/eventq.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/sim_object.hh" #include "sim/sim_object.hh"
#include "params/EtherLink.hh" #include "params/EtherLink.hh"

View file

@ -41,7 +41,7 @@
#include <assert.h> #include <assert.h>
#include "base/refcnt.hh" #include "base/refcnt.hh"
#include "sim/host.hh" #include "base/types.hh"
/* /*
* Reference counted class containing ethernet packet data * Reference counted class containing ethernet packet data

View file

@ -38,7 +38,7 @@
#include "base/bitunion.hh" #include "base/bitunion.hh"
#include "sim/eventq.hh" #include "sim/eventq.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/serialize.hh" #include "sim/serialize.hh"
/** Programmable Interval Timer (Intel 8254) */ /** Programmable Interval Timer (Intel 8254) */

View file

@ -39,7 +39,7 @@
#include "dev/mips/access.h" #include "dev/mips/access.h"
#include "dev/io_device.hh" #include "dev/io_device.hh"
#include "params/MipsBackdoor.hh" #include "params/MipsBackdoor.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/sim_object.hh" #include "sim/sim_object.hh"
class BaseCPU; class BaseCPU;

View file

@ -45,7 +45,7 @@
#include "mem/packet.hh" #include "mem/packet.hh"
#include "mem/packet_access.hh" #include "mem/packet_access.hh"
#include "params/NSGigE.hh" #include "params/NSGigE.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/system.hh" #include "sim/system.hh"
const char *NsRxStateStrings[] = const char *NsRxStateStrings[] =

View file

@ -42,7 +42,7 @@
#include "mem/packet.hh" #include "mem/packet.hh"
#include "mem/packet_access.hh" #include "mem/packet_access.hh"
#include "sim/eventq.hh" #include "sim/eventq.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/stats.hh" #include "sim/stats.hh"
using namespace std; using namespace std;

View file

@ -36,7 +36,7 @@
#include "base/loader/symtab.hh" #include "base/loader/symtab.hh"
#include "cpu/thread_context.hh" #include "cpu/thread_context.hh"
#include "kern/tru64/mbuf.hh" #include "kern/tru64/mbuf.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/system.hh" #include "sim/system.hh"
#include "sim/arguments.hh" #include "sim/arguments.hh"
#include "arch/isa_traits.hh" #include "arch/isa_traits.hh"

View file

@ -31,7 +31,7 @@
#ifndef __MBUF_HH__ #ifndef __MBUF_HH__
#define __MBUF_HH__ #define __MBUF_HH__
#include "sim/host.hh" #include "base/types.hh"
#include "arch/isa_traits.hh" #include "arch/isa_traits.hh"
namespace tru64 { namespace tru64 {

View file

@ -34,7 +34,7 @@
#include "arch/vtophys.hh" #include "arch/vtophys.hh"
#include "base/cprintf.hh" #include "base/cprintf.hh"
#include "base/trace.hh" #include "base/trace.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/arguments.hh" #include "sim/arguments.hh"
using namespace std; using namespace std;

View file

@ -37,7 +37,7 @@
* Cache definitions. * Cache definitions.
*/ */
#include "sim/host.hh" #include "base/types.hh"
#include "base/fast_alloc.hh" #include "base/fast_alloc.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "base/range.hh" #include "base/range.hh"

View file

@ -41,7 +41,7 @@
#include "mem/cache/mshr.hh" #include "mem/cache/mshr.hh"
#include "sim/core.hh" // for curTick #include "sim/core.hh" // for curTick
#include "sim/host.hh" #include "base/types.hh"
#include "base/misc.hh" #include "base/misc.hh"
#include "mem/cache/cache.hh" #include "mem/cache/cache.hh"

View file

@ -40,7 +40,7 @@
#include "mem/cache/tags/iic.hh" #include "mem/cache/tags/iic.hh"
#include "mem/cache/tags/iic_repl/gen.hh" #include "mem/cache/tags/iic_repl/gen.hh"
#include "params/GenRepl.hh" #include "params/GenRepl.hh"
#include "sim/host.hh" #include "base/types.hh"
using namespace std; using namespace std;

View file

@ -42,7 +42,7 @@
#include <list> #include <list>
#include "cpu/smt.hh" #include "cpu/smt.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/sim_object.hh" #include "sim/sim_object.hh"

View file

@ -49,7 +49,7 @@
#include "base/misc.hh" #include "base/misc.hh"
#include "base/printable.hh" #include "base/printable.hh"
#include "mem/request.hh" #include "mem/request.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/core.hh" #include "sim/core.hh"

View file

@ -43,7 +43,7 @@
#include "arch/tlb.hh" #include "arch/tlb.hh"
#include "base/hashmap.hh" #include "base/hashmap.hh"
#include "mem/request.hh" #include "mem/request.hh"
#include "sim/host.hh" #include "base/types.hh"
#include "sim/serialize.hh" #include "sim/serialize.hh"
class Process; class Process;

Some files were not shown because too many files have changed in this diff Show more