Event descriptions should not end in "event"
(they function as adjectives not nouns) --HG-- extra : convert_revision : 6506474ff3356ae8c80ed276c3608d8a4680bfdb
This commit is contained in:
parent
f0c4dd7920
commit
ee54ad318a
21 changed files with 26 additions and 26 deletions
|
@ -357,7 +357,7 @@ MiscRegFile::CP0Event::process()
|
||||||
const char *
|
const char *
|
||||||
MiscRegFile::CP0Event::description()
|
MiscRegFile::CP0Event::description()
|
||||||
{
|
{
|
||||||
return "Coprocessor-0 event";
|
return "Coprocessor-0";
|
||||||
}
|
}
|
||||||
|
|
||||||
void
|
void
|
||||||
|
|
|
@ -91,7 +91,7 @@ CPUProgressEvent::process()
|
||||||
const char *
|
const char *
|
||||||
CPUProgressEvent::description()
|
CPUProgressEvent::description()
|
||||||
{
|
{
|
||||||
return "CPU Progress event";
|
return "CPU Progress";
|
||||||
}
|
}
|
||||||
|
|
||||||
#if FULL_SYSTEM
|
#if FULL_SYSTEM
|
||||||
|
|
|
@ -67,7 +67,7 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
DefaultCommit<Impl>::TrapEvent::description()
|
DefaultCommit<Impl>::TrapEvent::description()
|
||||||
{
|
{
|
||||||
return "Trap event";
|
return "Trap";
|
||||||
}
|
}
|
||||||
|
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
|
|
@ -83,7 +83,7 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
FullO3CPU<Impl>::TickEvent::description()
|
FullO3CPU<Impl>::TickEvent::description()
|
||||||
{
|
{
|
||||||
return "FullO3CPU tick event";
|
return "FullO3CPU tick";
|
||||||
}
|
}
|
||||||
|
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
@ -112,7 +112,7 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
FullO3CPU<Impl>::ActivateThreadEvent::description()
|
FullO3CPU<Impl>::ActivateThreadEvent::description()
|
||||||
{
|
{
|
||||||
return "FullO3CPU \"Activate Thread\" event";
|
return "FullO3CPU \"Activate Thread\"";
|
||||||
}
|
}
|
||||||
|
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
@ -144,7 +144,7 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
FullO3CPU<Impl>::DeallocateContextEvent::description()
|
FullO3CPU<Impl>::DeallocateContextEvent::description()
|
||||||
{
|
{
|
||||||
return "FullO3CPU \"Deallocate Context\" event";
|
return "FullO3CPU \"Deallocate Context\"";
|
||||||
}
|
}
|
||||||
|
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
|
|
@ -60,7 +60,7 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
InstructionQueue<Impl>::FUCompletion::description()
|
InstructionQueue<Impl>::FUCompletion::description()
|
||||||
{
|
{
|
||||||
return "Functional unit completion event";
|
return "Functional unit completion";
|
||||||
}
|
}
|
||||||
|
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
|
|
@ -69,7 +69,7 @@ template<class Impl>
|
||||||
const char *
|
const char *
|
||||||
LSQUnit<Impl>::WritebackEvent::description()
|
LSQUnit<Impl>::WritebackEvent::description()
|
||||||
{
|
{
|
||||||
return "Store writeback event";
|
return "Store writeback";
|
||||||
}
|
}
|
||||||
|
|
||||||
template<class Impl>
|
template<class Impl>
|
||||||
|
|
|
@ -583,7 +583,7 @@ template<class Impl>
|
||||||
const char *
|
const char *
|
||||||
BackEnd<Impl>::LdWritebackEvent::description()
|
BackEnd<Impl>::LdWritebackEvent::description()
|
||||||
{
|
{
|
||||||
return "Load writeback event";
|
return "Load writeback";
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
|
@ -603,7 +603,7 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
BackEnd<Impl>::DCacheCompletionEvent::description()
|
BackEnd<Impl>::DCacheCompletionEvent::description()
|
||||||
{
|
{
|
||||||
return "Cache completion event";
|
return "Cache completion";
|
||||||
}
|
}
|
||||||
|
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
|
|
@ -84,7 +84,7 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
OzoneCPU<Impl>::TickEvent::description()
|
OzoneCPU<Impl>::TickEvent::description()
|
||||||
{
|
{
|
||||||
return "OzoneCPU tick event";
|
return "OzoneCPU tick";
|
||||||
}
|
}
|
||||||
|
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
|
|
@ -540,5 +540,5 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
InorderBackEnd<Impl>::DCacheCompletionEvent::description()
|
InorderBackEnd<Impl>::DCacheCompletionEvent::description()
|
||||||
{
|
{
|
||||||
return "DCache completion event";
|
return "DCache completion";
|
||||||
}
|
}
|
||||||
|
|
|
@ -64,7 +64,7 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
InstQueue<Impl>::FUCompletion::description()
|
InstQueue<Impl>::FUCompletion::description()
|
||||||
{
|
{
|
||||||
return "Functional unit completion event";
|
return "Functional unit completion";
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
|
|
@ -62,7 +62,7 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
OzoneLSQ<Impl>::StoreCompletionEvent::description()
|
OzoneLSQ<Impl>::StoreCompletionEvent::description()
|
||||||
{
|
{
|
||||||
return "LSQ store completion event";
|
return "LSQ store completion";
|
||||||
}
|
}
|
||||||
|
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
|
|
@ -121,7 +121,7 @@ template <class Impl>
|
||||||
const char *
|
const char *
|
||||||
LWBackEnd<Impl>::TrapEvent::description()
|
LWBackEnd<Impl>::TrapEvent::description()
|
||||||
{
|
{
|
||||||
return "Trap event";
|
return "Trap";
|
||||||
}
|
}
|
||||||
|
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
|
|
@ -57,7 +57,7 @@ template<class Impl>
|
||||||
const char *
|
const char *
|
||||||
OzoneLWLSQ<Impl>::WritebackEvent::description()
|
OzoneLWLSQ<Impl>::WritebackEvent::description()
|
||||||
{
|
{
|
||||||
return "Store writeback event";
|
return "Store writeback";
|
||||||
}
|
}
|
||||||
|
|
||||||
template <class Impl>
|
template <class Impl>
|
||||||
|
|
|
@ -47,5 +47,5 @@ EndQuiesceEvent::process()
|
||||||
const char*
|
const char*
|
||||||
EndQuiesceEvent::description()
|
EndQuiesceEvent::description()
|
||||||
{
|
{
|
||||||
return "End Quiesce Event.";
|
return "End Quiesce";
|
||||||
}
|
}
|
||||||
|
|
|
@ -57,7 +57,7 @@ AtomicSimpleCPU::TickEvent::process()
|
||||||
const char *
|
const char *
|
||||||
AtomicSimpleCPU::TickEvent::description()
|
AtomicSimpleCPU::TickEvent::description()
|
||||||
{
|
{
|
||||||
return "AtomicSimpleCPU tick event";
|
return "AtomicSimpleCPU tick";
|
||||||
}
|
}
|
||||||
|
|
||||||
Port *
|
Port *
|
||||||
|
|
|
@ -101,7 +101,7 @@ class TimingSimpleCPU : public BaseSimpleCPU
|
||||||
|
|
||||||
TickEvent(TimingSimpleCPU *_cpu)
|
TickEvent(TimingSimpleCPU *_cpu)
|
||||||
:Event(&mainEventQueue), cpu(_cpu) {}
|
:Event(&mainEventQueue), cpu(_cpu) {}
|
||||||
const char *description() { return "Timing CPU clock event"; }
|
const char *description() { return "Timing CPU tick"; }
|
||||||
void schedule(PacketPtr _pkt, Tick t);
|
void schedule(PacketPtr _pkt, Tick t);
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -127,7 +127,7 @@ class TimingSimpleCPU : public BaseSimpleCPU
|
||||||
ITickEvent(TimingSimpleCPU *_cpu)
|
ITickEvent(TimingSimpleCPU *_cpu)
|
||||||
: TickEvent(_cpu) {}
|
: TickEvent(_cpu) {}
|
||||||
void process();
|
void process();
|
||||||
const char *description() { return "Timing CPU clock event"; }
|
const char *description() { return "Timing CPU icache tick"; }
|
||||||
};
|
};
|
||||||
|
|
||||||
ITickEvent tickEvent;
|
ITickEvent tickEvent;
|
||||||
|
@ -155,7 +155,7 @@ class TimingSimpleCPU : public BaseSimpleCPU
|
||||||
DTickEvent(TimingSimpleCPU *_cpu)
|
DTickEvent(TimingSimpleCPU *_cpu)
|
||||||
: TickEvent(_cpu) {}
|
: TickEvent(_cpu) {}
|
||||||
void process();
|
void process();
|
||||||
const char *description() { return "Timing CPU clock event"; }
|
const char *description() { return "Timing CPU dcache tick"; }
|
||||||
};
|
};
|
||||||
|
|
||||||
DTickEvent tickEvent;
|
DTickEvent tickEvent;
|
||||||
|
|
|
@ -207,7 +207,7 @@ OptCPU::TickEvent::process()
|
||||||
const char *
|
const char *
|
||||||
OptCPU::TickEvent::description()
|
OptCPU::TickEvent::description()
|
||||||
{
|
{
|
||||||
return "OptCPU tick event";
|
return "OptCPU tick";
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
|
|
|
@ -148,7 +148,7 @@ TraceCPU::TickEvent::process()
|
||||||
const char *
|
const char *
|
||||||
TraceCPU::TickEvent::description()
|
TraceCPU::TickEvent::description()
|
||||||
{
|
{
|
||||||
return "TraceCPU tick event";
|
return "TraceCPU tick";
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
|
|
|
@ -89,7 +89,7 @@ class EtherTap : public EtherInt
|
||||||
TxEvent(EtherTap *_tap)
|
TxEvent(EtherTap *_tap)
|
||||||
: Event(&mainEventQueue), tap(_tap) {}
|
: Event(&mainEventQueue), tap(_tap) {}
|
||||||
void process() { tap->retransmit(); }
|
void process() { tap->retransmit(); }
|
||||||
virtual const char *description() { return "retransmit event"; }
|
virtual const char *description() { return "EtherTap retransmit"; }
|
||||||
};
|
};
|
||||||
|
|
||||||
friend class TxEvent;
|
friend class TxEvent;
|
||||||
|
|
|
@ -58,7 +58,7 @@ Uart8250::IntrEvent::IntrEvent(Uart8250 *u, int bit)
|
||||||
const char *
|
const char *
|
||||||
Uart8250::IntrEvent::description()
|
Uart8250::IntrEvent::description()
|
||||||
{
|
{
|
||||||
return "uart interrupt delay event";
|
return "uart interrupt delay";
|
||||||
}
|
}
|
||||||
|
|
||||||
void
|
void
|
||||||
|
|
|
@ -146,7 +146,7 @@ class Bridge : public MemObject
|
||||||
|
|
||||||
virtual void process() { port->trySend(); }
|
virtual void process() { port->trySend(); }
|
||||||
|
|
||||||
virtual const char *description() { return "bridge send event"; }
|
virtual const char *description() { return "bridge send"; }
|
||||||
};
|
};
|
||||||
|
|
||||||
SendEvent sendEvent;
|
SendEvent sendEvent;
|
||||||
|
|
Loading…
Reference in a new issue