sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

Merge ktlim@zizzer:/bk/m5 into zamp.eecs.umich.edu:/z/ktlim2/current/m5

Browse source 
--HG--
extra : convert_revision : c403960153ed648e7da7251465ca9350ba10cd27
This commit is contained in:
Kevin Lim 2005-05-17 14:34:46 -04:00
parent c03e97b62d dd48c2c42c
commit e5721ce677
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
python/m5/objects/BaseCache.mpy
View file

@ -19,6 +19,8 @@ simobj BaseCache(BaseMem):
"whether this NIC partition should use LIFO repl. policy")
max_miss_count = Param.Counter(0,
"number of misses to handle before calling exit")
mem_trace = Param.MemTraceWriter(NULL,
"memory trace writer to record accesses")
mshrs = Param.Int("number of MSHRs (max outstanding requests)")
out_bus = Param.Bus("outgoing bus object")
prioritizeRequests = Param.Bool(False,