sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Change the default function from setMiscRegWithEffect to setMiscReg

Browse source 
--HG--
extra : convert_revision : bedf422d51a52b009390b1e94f5330f752be2b87
This commit is contained in:
Gabe Black 2006-10-26 20:22:23 -04:00
parent 93b3176d4e
commit e441be1b82
2 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/arch/isa_parser.py
View file

@ -1316,7 +1316,7 @@ class ControlRegOperand(Operand):
def makeWrite(self): def makeWrite(self):
if (self.ctype == 'float' or self.ctype == 'double'): if (self.ctype == 'float' or self.ctype == 'double'):
error(0, 'Attempt to write control register as FP') error(0, 'Attempt to write control register as FP')
wb = 'xc->setMiscReg(%s, %s);\n' % (self.reg_spec, self.base_name) wb = 'xc->setMiscRegWithEffect(%s, %s);\n' % (self.reg_spec, self.base_name)
wb += 'if (traceData) { traceData->setData(%s); }' % \ wb += 'if (traceData) { traceData->setData(%s); }' % \
self.base_name self.base_name
return wb return wb

2
src/arch/sparc/miscregfile.cc
View file

@ -470,7 +470,7 @@ Fault MiscRegFile::setRegWithEffect(int miscReg,
/** Floating Point Status Register */ /** Floating Point Status Register */
case MISCREG_FSR: case MISCREG_FSR:
panic("Floating Point not implemented\n"); setReg(miscReg, val);
default: default:
#if FULL_SYSTEM #if FULL_SYSTEM
setFSRegWithEffect(miscReg, val, tc); setFSRegWithEffect(miscReg, val, tc);