Configuration: Fix example script to only create one L2 if --l2cache and -nX are given as parameters.
Patch submitted by: Jonas Diemer [diemer (a) ida.ing.tu-bs.de] --HG-- extra : convert_revision : 1dfc548d2bc33d622d829bbf385f4bf9700711cd
This commit is contained in:
parent
57da059415
commit
dd6a21190e
1 changed files with 6 additions and 4 deletions
|
@ -100,15 +100,17 @@ system = System(cpu = [CPUClass(cpu_id=i) for i in xrange(np)],
|
|||
|
||||
system.physmem.port = system.membus.port
|
||||
|
||||
if options.l2cache:
|
||||
system.l2 = L2Cache(size='2MB')
|
||||
system.tol2bus = Bus()
|
||||
system.l2.cpu_side = system.tol2bus.port
|
||||
system.l2.mem_side = system.membus.port
|
||||
|
||||
for i in xrange(np):
|
||||
if options.caches:
|
||||
system.cpu[i].addPrivateSplitL1Caches(L1Cache(size = '32kB'),
|
||||
L1Cache(size = '64kB'))
|
||||
if options.l2cache:
|
||||
system.l2 = L2Cache(size='2MB')
|
||||
system.tol2bus = Bus()
|
||||
system.l2.cpu_side = system.tol2bus.port
|
||||
system.l2.mem_side = system.membus.port
|
||||
system.cpu[i].connectMemPorts(system.tol2bus)
|
||||
else:
|
||||
system.cpu[i].connectMemPorts(system.membus)
|
||||
|
|
Loading…
Reference in a new issue