sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

isa_parser: Get rid of the now unused ControlBitfieldOperand.

Browse source
This commit is contained in:
Gabe Black 2009-07-20 20:20:17 -07:00
parent 5161bc19d9
commit dc0a017ed0
1 changed files with 0 additions and 26 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

26
src/arch/isa_parser.py
View file

@ -1431,32 +1431,6 @@ class ControlRegOperand(Operand):
self.base_name
return wb
class ControlBitfieldOperand(ControlRegOperand):
def makeRead(self):
bit_select = 0
if (self.ctype == 'float' or self.ctype == 'double'):
error(0, 'Attempt to read control register as FP')
if self.read_code != None:
return self.buildReadCode('readMiscReg')
base = 'xc->readMiscReg(%s)' % self.reg_spec
name = self.base_name
return '%s = bits(%s, %s_HI, %s_LO);' % \
(name, base, name, name)
def makeWrite(self):
if (self.ctype == 'float' or self.ctype == 'double'):
error(0, 'Attempt to write control register as FP')
if self.write_code != None:
return self.buildWriteCode('setMiscReg')
base = 'xc->readMiscReg(%s)' % self.reg_spec
name = self.base_name
wb_val = 'insertBits(%s, %s_HI, %s_LO, %s)' % \
(base, name, name, self.base_name)
wb = 'xc->setMiscRegOperand(this, %s, %s );\n' % (self.dest_reg_idx, wb_val)
wb += 'if (traceData) { traceData->setData(%s); }' % \
self.base_name
return wb
class MemOperand(Operand):
def isMem(self):
return 1