X86: Make conditional moves zero extend their 32 bit destinations always.
This commit is contained in:
parent
b64d0bdeda
commit
da2df2fc25
1 changed files with 1 additions and 1 deletions
|
@ -639,7 +639,7 @@ let {{
|
|||
|
||||
class Mov(CondRegOp):
|
||||
code = 'DestReg = merge(SrcReg1, op2, dataSize)'
|
||||
else_code = 'DestReg=DestReg;'
|
||||
else_code = 'DestReg = merge(DestReg, DestReg, dataSize);'
|
||||
|
||||
# Shift instructions
|
||||
|
||||
|
|
Loading…
Reference in a new issue