ARM: Fix issue with m5.fast and ARM
This commit is contained in:
parent
5268067f14
commit
d2186857b1
1 changed files with 1 additions and 4 deletions
|
@ -424,10 +424,7 @@ ISA::setMiscReg(int misc_reg, const MiscReg &val, ThreadContext *tc)
|
||||||
flags = TLB::MustBeOne | TLB::UserMode;
|
flags = TLB::MustBeOne | TLB::UserMode;
|
||||||
mode = BaseTLB::Write;
|
mode = BaseTLB::Write;
|
||||||
break;
|
break;
|
||||||
case MISCREG_V2POWPR:
|
default:
|
||||||
case MISCREG_V2POWPW:
|
|
||||||
case MISCREG_V2POWUR:
|
|
||||||
case MISCREG_V2POWUW:
|
|
||||||
panic("Security Extensions not implemented!");
|
panic("Security Extensions not implemented!");
|
||||||
}
|
}
|
||||||
req->setVirt(0, val, 1, flags, tc->readPC());
|
req->setVirt(0, val, 1, flags, tc->readPC());
|
||||||
|
|
Loading…
Reference in a new issue