sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

X86: Implement a locking version of SUB.

Browse source
This commit is contained in:
Gabe Black 2009-04-19 04:56:16 -07:00
parent 789b3191b9
commit cfb289ebeb
1 changed files with 32 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

32
src/arch/x86/isa/insts/general_purpose/arithmetic/add_and_subtract.py
View file

@ -183,6 +183,23 @@ def macroop SUB_P_I
st t1, seg, riprel, disp
};
def macroop SUB_LOCKED_M_I
{
limm t2, imm
ldstl t1, seg, sib, disp
sub t1, t1, t2, flags=(OF,SF,ZF,AF,PF,CF)
stul t1, seg, sib, disp
};
def macroop SUB_LOCKED_P_I
{
rdip t7
limm t2, imm
ldstl t1, seg, riprel, disp
sub t1, t1, t2, flags=(OF,SF,ZF,AF,PF,CF)
stul t1, seg, riprel, disp
};
def macroop SUB_M_R
{
ldst t1, seg, sib, disp
@ -198,6 +215,21 @@ def macroop SUB_P_R
st t1, seg, riprel, disp
};
def macroop SUB_LOCKED_M_R
{
ldstl t1, seg, sib, disp
sub t1, t1, reg, flags=(OF,SF,ZF,AF,PF,CF)
stul t1, seg, sib, disp
};
def macroop SUB_LOCKED_P_R
{
rdip t7
ldstl t1, seg, riprel, disp
sub t1, t1, reg, flags=(OF,SF,ZF,AF,PF,CF)
stul t1, seg, riprel, disp
};
def macroop ADC_R_R
{
adc reg, reg, regm, flags=(OF,SF,ZF,AF,PF,CF)