sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

Merge zizzer:/bk/newmem

Browse source 
into  zower.eecs.umich.edu:/eecshome/m5/newmem

--HG--
extra : convert_revision : 7b332ee4c737206511d26db391117eb1fe5ea290
This commit is contained in:
Gabe Black 2007-01-30 16:12:47 -05:00
parent efb14c585b 8bc4925775
commit cf0ba1dfb0
2 changed files with 4 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/arch/sparc/isa/decoder.isa
View file

@ -845,7 +845,7 @@ decode OP default Unknown::unknown()
Fsr = insertBits(Fsr, firstbit +1, firstbit, fcc);
}});
0x53: FpUnimpl::fcmpq();
0x54: fcmpes({{
0x55: fcmpes({{
uint8_t fcc = 0;
if(isnan(Frs1s) || isnan(Frs2s))
fault = new FpExceptionIEEE754;
@ -858,7 +858,7 @@ decode OP default Unknown::unknown()
firstbit = FCMPCC * 2 + 30;
Fsr = insertBits(Fsr, firstbit +1, firstbit, fcc);
}});
0x55: fcmped({{
0x56: fcmped({{
uint8_t fcc = 0;
if(isnan(Frs1s) || isnan(Frs2s))
fault = new FpExceptionIEEE754;
@ -871,7 +871,7 @@ decode OP default Unknown::unknown()
firstbit = FCMPCC * 2 + 30;
Fsr = insertBits(Fsr, firstbit +1, firstbit, fcc);
}});
0x56: FpUnimpl::fcmpeq();
0x57: FpUnimpl::fcmpeq();
default: FailUnimpl::fpop2();
}
}

1
src/arch/sparc/isa/includes.isa
View file

@ -76,5 +76,6 @@ output exec {{
#include "mem/packet_access.hh"
using namespace SparcISA;
using namespace std;
}};