Automated merge with ssh://hg@m5sim.org/m5
This commit is contained in:
commit
cf08b232ff
|
@ -34,7 +34,7 @@ nb_cores = 4
|
|||
cpus = [ DerivO3CPU(cpu_id=i) for i in xrange(nb_cores) ]
|
||||
|
||||
import ruby_config
|
||||
ruby_memory = ruby_config.generate("MI_example-homogeneous.rb", nb_cores)
|
||||
ruby_memory = ruby_config.generate("TwoLevel_SplitL1UnifiedL2.rb", nb_cores)
|
||||
|
||||
# system simulated
|
||||
system = System(cpu = cpus, physmem = ruby_memory, membus = Bus())
|
||||
|
|
|
@ -32,7 +32,7 @@ m5.util.addToPath('../configs/common')
|
|||
|
||||
|
||||
import ruby_config
|
||||
ruby_memory = ruby_config.generate("MI_example-homogeneous.rb", 1)
|
||||
ruby_memory = ruby_config.generate("TwoLevel_SplitL1UnifiedL2.rb", 1)
|
||||
|
||||
cpu = DerivO3CPU(cpu_id=0)
|
||||
cpu.clock = '2GHz'
|
||||
|
|
|
@ -34,7 +34,7 @@ nb_cores = 4
|
|||
cpus = [ AtomicSimpleCPU(cpu_id=i) for i in xrange(nb_cores) ]
|
||||
|
||||
import ruby_config
|
||||
ruby_memory = ruby_config.generate("MI_example-homogeneous.rb", nb_cores)
|
||||
ruby_memory = ruby_config.generate("TwoLevel_SplitL1UnifiedL2.rb", nb_cores)
|
||||
|
||||
# system simulated
|
||||
system = System(cpu = cpus, physmem = ruby_memory, membus = Bus())
|
||||
|
|
|
@ -30,7 +30,7 @@ import m5
|
|||
from m5.objects import *
|
||||
|
||||
import ruby_config
|
||||
ruby_memory = ruby_config.generate("MI_example-homogeneous.rb", 1)
|
||||
ruby_memory = ruby_config.generate("TwoLevel_SplitL1UnifiedL2.rb", 1)
|
||||
|
||||
system = System(cpu = AtomicSimpleCPU(cpu_id=0),
|
||||
physmem = ruby_memory,
|
||||
|
|
|
@ -33,7 +33,7 @@ nb_cores = 4
|
|||
cpus = [ TimingSimpleCPU(cpu_id=i) for i in xrange(nb_cores) ]
|
||||
|
||||
import ruby_config
|
||||
ruby_memory = ruby_config.generate("MI_example-homogeneous.rb", nb_cores)
|
||||
ruby_memory = ruby_config.generate("TwoLevel_SplitL1UnifiedL2.rb", nb_cores)
|
||||
|
||||
# system simulated
|
||||
system = System(cpu = cpus, physmem = ruby_memory, membus = Bus())
|
||||
|
|
|
@ -30,7 +30,7 @@ import m5
|
|||
from m5.objects import *
|
||||
|
||||
import ruby_config
|
||||
ruby_memory = ruby_config.generate("MI_example-homogeneous.rb", 1)
|
||||
ruby_memory = ruby_config.generate("TwoLevel_SplitL1UnifiedL2.rb", 1)
|
||||
|
||||
cpu = TimingSimpleCPU(cpu_id=0)
|
||||
system = System(cpu = cpu,
|
||||
|
|
Loading…
Reference in a new issue