sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

ARM: Implement base classes for the saturation instructions.

Browse source
This commit is contained in:
Gabe Black 2010-06-02 12:58:06 -05:00
parent 0aff168f1a
commit c96f03a250
3 changed files with 110 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

23
src/arch/arm/insts/misc.cc
View file

@ -153,3 +153,26 @@ RevOp::generateDisassembly(Addr pc, const SymbolTable *symtab) const
printReg(ss, op1);
return ss.str();
}
std::string
SatOp::generateDisassembly(Addr pc, const SymbolTable *symtab) const
{
std::stringstream ss;
printMnemonic(ss);
printReg(ss, dest);
ccprintf(ss, ", #%d, ", satImm);
printReg(ss, op1);
return ss.str();
}
std::string
SatShiftOp::generateDisassembly(Addr pc, const SymbolTable *symtab) const
{
std::stringstream ss;
printMnemonic(ss);
printReg(ss, dest);
ccprintf(ss, ", #%d, ", satImm);
printShiftOperand(ss, op1, true, shiftAmt, INTREG_ZERO, shiftType);
printReg(ss, op1);
return ss.str();
}

36
src/arch/arm/insts/misc.hh
View file

@ -108,4 +108,40 @@ class RevOp : public PredOp
std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
};
class SatOp : public PredOp
{
protected:
IntRegIndex dest;
uint32_t satImm;
IntRegIndex op1;
SatOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
IntRegIndex _dest, uint32_t _satImm, IntRegIndex _op1) :
PredOp(mnem, _machInst, __opClass),
dest(_dest), satImm(_satImm), op1(_op1)
{}
std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
};
class SatShiftOp : public PredOp
{
protected:
IntRegIndex dest;
uint32_t satImm;
IntRegIndex op1;
int32_t shiftAmt;
ArmShiftType shiftType;
SatShiftOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
IntRegIndex _dest, uint32_t _satImm, IntRegIndex _op1,
int32_t _shiftAmt, ArmShiftType _shiftType) :
PredOp(mnem, _machInst, __opClass),
dest(_dest), satImm(_satImm), op1(_op1),
shiftAmt(_shiftAmt), shiftType(_shiftType)
{}
std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
};
#endif

51
src/arch/arm/isa/templates/misc.isa
View file

@ -119,3 +119,54 @@ def template RevOpConstructor {{
%(constructor)s;
}
}};
def template SatOpDeclare {{
class %(class_name)s : public %(base_class)s
{
protected:
public:
// Constructor
%(class_name)s(ExtMachInst machInst,
IntRegIndex _dest, uint32_t _satImm, IntRegIndex _op1);
%(BasicExecDeclare)s
};
}};
def template SatOpConstructor {{
inline %(class_name)s::%(class_name)s(ExtMachInst machInst,
IntRegIndex _dest,
uint32_t _satImm,
IntRegIndex _op1)
: %(base_class)s("%(mnemonic)s", machInst, %(op_class)s,
_dest, _satImm, _op1)
{
%(constructor)s;
}
}};
def template SatShiftOpDeclare {{
class %(class_name)s : public %(base_class)s
{
protected:
public:
// Constructor
%(class_name)s(ExtMachInst machInst,
IntRegIndex _dest, uint32_t _satImm, IntRegIndex _op1,
int32_t _shiftAmt, ArmShiftType _shiftType);
%(BasicExecDeclare)s
};
}};
def template SatShiftOpConstructor {{
inline %(class_name)s::%(class_name)s(ExtMachInst machInst,
IntRegIndex _dest,
uint32_t _satImm,
IntRegIndex _op1,
int32_t _shiftAmt,
ArmShiftType _shiftType)
: %(base_class)s("%(mnemonic)s", machInst, %(op_class)s,
_dest, _satImm, _op1, _shiftAmt, _shiftType)
{
%(constructor)s;
}
}};